



Quad GTL/GTL+ to LVTTTL/TTL Bidirectional Non-Latched Translator

GTL2005PW

新規採用非推奨

このページでは、新規設計を推奨しない製品に関する情報を掲載しています。

Last Updated: Mar 15, 2024

GTL2005PW device is "End of Life", please use the replacement part GTL2014PW

The GTL2005 is a quad translating transceiver designed for 3.3 V system interface with a GTL/GTL+ bus.


The direction pin (DIR) allows the part to function as either a GTL-to-TTL sampling receiver or as a TTL-to-GTL interface.

The GTL2005 LVTTTL interface is tolerant up to 5.5 V allowing direct access to TTL or 5 V CMOS outputs.

The GTL2005 V_{ref} linearity degrades below 0.8 V (see [Section 10.1](#)). If the application allows, use the GTL2014, otherwise more closely review noise margins.

Quad GTL/GTL+ to LVTTTL/TTL Bidirectional Non-Latched Translator Block Diagram

GTL2005



View additional information for [Quad GTL/GTL+ to LVTTTL/TTL Bidirectional Non-Latched Translator](#).

Note: The information on this document is subject to change without notice.

www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2024 NXP B.V.