

# AN14030

## NXP PMIC solution for TI Sitara AM62x and AM62Ax processors

Rev. 1 — 26 October 2023

Application note

### Document information

Information	Content
Keywords	Power solution, power management integrated circuit (PMIC), PF71, FS86, Texas Instruments (TI) Sitara, AM62x, AM62Ax, processor, Industrial, Automotive, Security, Functional Safety
Abstract	NXP offers a complete power solution with PF71/(FS86+PF71) for TI Sitara AM62x/AM62Ax processors. This document details power tree, functional safety to simplify customer design with PF71 from 3.3 V/5 V or with FS86+PF71 from 12 V/24 V batteries.



Revision history

Revision	Date	Description
1	20231026	Initial version

## 1 Introduction

This application note presents the NXP PF7100 PMIC solution for TI Sitara AM62x and AM62Ax processors. This application note introduces PF7100 key features and functions to work with the TI processor, which includes a power tree with DDR4/LPDDR4 and functional safety. The detailed connections between the Sitara and PMIC are also highlighted. Furthermore, if the customer wants to use the AM62x/AM62Ax with 12 V/24 V input, this document also introduces a system power solution using FS86+PF7100.

## 2 PF7100 PMIC

The PF7100 device is an NXP multichannel PMIC device designed to be used for high-performance automotive and industrial applications. The PF7100 is also highly configurable, making it an appropriate companion and fit for various system-level power requirements. The PF7100 integrates independent voltage monitoring circuits to ensure compliance with ISO 26262 standard and functional safety up to ASIL B. The PF7100 is also available as a standard non-safety device for industrial applications.

The PF7100 is a PMIC with less than 5 V input. The PF7100 is suitable for a variety of applications including infotainment, ADAS, vision, and radar, either as a standalone power solution or as a companion to another NXP PMIC, such as the FS86.

The PF7100 supports customized OTP (one time programmable) definition to fit for processors' and peripherals' power and safety requirements.




Figure 1. PF7100 PMIC block diagram

### 3 FS86 PMIC

The FS86 PMIC family is an automotive, functionally safe multi-output power supply integrated circuit. It includes multiple switch modes and linear voltage regulators, enhanced safety features with fail-safe outputs. This makes it a full part of a safety-oriented system to ASIL B, or even ASIL D. The device can operate at a maximum of 60 V input.

The FS86 is part of a complete family of devices that offers scalability in power and safety. FS86 is developed in compliance with the ISO 26262 standard and is qualified according to AEC-Q100 requirements.

The FS86 family also supports customized OTP (one time programmable) definition fit for processors' and peripherals' power and safety requirements.




Figure 2. FS86 family devices function block diagram

## 4 TI Sitara AM62x and AM62Ax processors

The TI AM62x Sitara family of application processors is built for Linux application development, with scalable Arm Cortex-A53 performance and embedded features, such as dual-display support and 3D graphics acceleration, along with an extensive set of peripherals. These features make the AM62x device well suited for a broad range of industrial and automotive applications, while offering intelligent features and optimized power architecture, as well.

The AM62Ax is an extension of the TI Sitara automotive-grade family of heterogeneous Arm processors with embedded deep learning, video and vision processing acceleration, display interface, extensive automotive peripheral, and networking options. The AM62Ax is built for a set of cost-sensitive automotive applications, including driver and in-cabin monitoring systems, next generation eMirror systems, multiple sensor modalities in standalone electronic control units (ECU), as well as a broad set of industrial applications in factory automation, building automation, and other markets.

Table 1. Description of AM62x and AM62Ax

Device	Description
AM62x	A53: Single/Dual/Quad Core, M4F: Single core as functional safety optional, 3D graphics engine
AM62Ax	A53: Single/dual/quad core, MCU_R5F: Single core as functional safety optional, hardware security module, deep learning accelerator is up to 2 TOPS

## 5 Power solutions

In designing, from the AM62x/AM62Ax point of view, there are several considerations to take account, for example, the input system voltage, the memory type, the SD card participation, low-quiescent current supporting and functional safety, and so on. For the many different configurations, NXP PMICs have an OTP function to customize each configuration and play roles, designing a robust power solution.

If the input is intermediate voltage (3.3 V/5 V), the PF7100 can meet AM62x/AM62Ax series processors' requirement of power supply and functional safety goal. If the input is battery (12 V/24 V) using in vehicle, putting an FS86 in front is an appropriate selection.

### 5.1 Case 1: VIN = 3.3 V/5 V, LPDDR4 memory

Figure 3 shows the PF7100 powering the AM62x/AM62Ax processors on-system with a 5 V/3.3 V input supply and LPDDR4 memory. The VDD\_CORE needs 3500 mA maximum current in the automotive application at 125 °C. The BUCK1 and BUCK2 can be configured as dual phase that can support 5 A maximum. For the power supply of LPDDR4, the BUCK4 should be configured as 1.1 V. If the input is 5 V, LDO1 of PF7100 should be configured as a load switch in the second power sequence. If the input is 3.3 V, the LDO is OK for the output. If using an SD card, a switch reserve is needed in the circuit. The switch can be controlled by a GPIO of AM62x/AM62Ax.

The sequence of each power rail can be configured as below in the OTP.

With regard to the interface, PF71 supports I<sup>2</sup>C communication, and has an interrupt control, MCU reset pin, PGOOD, and so on. The STANDBY pin can be controlled by the AM62x/AM62Ax, when the system enters Low-Power mode. The VSELECT pin is an input pin used to select the output voltage of LDO2. When configured, the bit VSELECT\_EN = 1 could select the LDO2 as 3.3 V/1.8 V. The WDI pin is an input pin to the PF7100 and is intended to operate as an external watchdog monitor. The pin can work with RESETSTATz of AM62x/AM62Ax to warm reset.




Figure 3. PF7100 powering AM62x/AM62Ax with LPDDR4

### 5.2 Case 2: VIN = 3.3 V/5 V, DDR4 memory

Figure 4 shows the PF7100 powering the AM62x/AM62Ax processor on-system with 5 V/3.3 V input supply and DDR4 memory. For the power supply of DDR4, the BUCK4 should be configured as 1.2 V as the DDR4 VDDQ power supply, and the voltage reference (VREF) can be divided the 1.2 V by the same impedance of R1 and R2. In this solution, the VPP should be powered by an external LDO, which is enabled by the LDO1 of PF7100. Other power rails are the same as Case 1.




Figure 4. PF7100 powering AM62x/AM62Ax with DDR4

### 5.3 Case 3: VIN = 12 V/24 V, LPDDR4 memory

Figure 5 shows the FS86+PF7100 powering the AM62x/AM62Ax processor on-system level with 12 V/24 V input supply and LPDDR4 memory. The FS86 can support both 12 V or 24 V battery input directly. The FS86 has 2\*LDO, that one LDO can power the SD card directly. No switcher is needed. Another LDO can operate as the peripheral's power supply.

The FS86 family of devices has many interfaces. The FS86 can support both I<sup>2</sup>C and serial peripheral interface (SPI) communications. The FS86 has interrupt control, an MCU reset pin, PGOOD, and so on. The FS86 has an XFAILB function that can be used to synchronize the power-up and power-down sequences with the PF7100.





Figure 5. FS86+PF7100 powering AM62x/AM62Ax with LPDDR4

### 5.4 Case 4: VIN = 12 V/24 V, DDR4 memory

Figure 6 shows the FS86+PF7100 powering the AM62x/AM62Ax processor on-system level with 12 V/24 V input supply and DDR4 memory. The two low dropouts (LDO) can supply power to SD card, and also supply power to the VPP of DDR4. In this way, the external LDO is not needed.






aaa-052295

Figure 6. FS86+PF7100 powering AM62x/AM62Ax with DDR4

### 5.5 Power-up and power-down sequence

AM62x/AM62Ax have fixed power-up and power-down sequences according to different work modes. Refer to the AM62x/AM62Ax data sheet. FS86+PF7100 can be arranged in different configurations. For most applications, its power-up and power-down sequences follow [Figure 7](#) and [Figure 8](#). When the system is powered by below 5 V, the FS86 sequence can be ignored.



aaa-052296

Figure 7. FS86+PF7100 powering AM62x/AM62Ax power-up sequence




Figure 8. FS86+PF7100 powering AM62x/AM62Ax power-down sequence

## 6 Functional safety

The FS86 family and PF7100 devices are embedded safety mechanism and NXP PMICs that meet ISO 26262 standard. The PF7100 is up to ASIL B. The FS86 is up to ASIL D. The safety mechanism includes the following functional safety features:




Figure 9. System ASIL B safety mechanism

Table 2. Low voltage input connection with system ASIL B

	PF7100	TI AM62x/AM62Ax	Function
1	INTB	EXTINTn	Interrupt event occurs from PF71
2	WDI	RESETSTATz/MCU_RESETSTATz	Main/MCU Domain warm reset
3	PGOOD	MCU_GPIOx	Indicator of power good
4	I2C	I2C	Communication and Watchdog Module
5	RESETBMCU	MCU_PORz	MCU and Main Domain cold reset
6	FS0B	MCU_GPIOx	Safety state output




Figure 10. System ASIL D safety mechanism

Table 3. Battery input connection with system ASIL D

	FS86	PF7100	TI AM62Ax	Function
1	ERRMON	PGOOD	-	PF7100 power good monitor
2	XFAILB	XFAILB	-	PMICs power sequencing synchronization
3	-	INTB	EXTINTn	Interrupt event occurs from PF71
4	-	WDI	RESESTATz/MCU_RESESTATz	Main/MCU Domain warm reset
5	PGOOD	-	MCU_GPIOx	Indicator of system power good
6	I2C/SPI	I2C	I2C/SPI	Communication and Watchdog Module
7	RESETBMCU	-	MCU_PORz	MCU and Main Domain cold reset
8	FS0B	-	MCU_GPIOx	Safety state output

- Independent voltage monitoring and fault detection: The PMIC features independent fault monitoring function for each regulator. UV, OV, and ILIM are the three types of faults monitored by the PMIC fault monitor block. The PMIC can indicate the output state for each regulator through a PGOOD signal.
- Watchdog monitoring and internal watchdog counter: The PMIC features an internal watchdog counter for monitoring a watchdog event happening from the processor. If the PMIC internal watchdog expiration counter reaches the maximum value, a reset event is performed by PMIC. ASIL B level devices have a sample watchdog. ASIL D devices have a challenged watchdog. The watchdog can be disabled if not needed.
- I<sup>2</sup>C cyclic redundancy check (CRC) and write protection: The fuses are loaded into the functional I<sup>2</sup>C registers of the PMIC. The fuse circuits have a CRC error check routine that reports and protects against register

loading errors on the PMIC registers. If a register loading error is detected, the corresponding flag is asserted. The I<sup>2</sup>C secure write is to protect the secure registers from an incorrect operation.

- Functional safety output: When a fault is detected by the PMIC, such as an incorrect regulator output or WD failure, the PMIC can reset the AM62Ax MPU through the RESETBMCU pin. Also, the PMIC can trigger the FSOB pin to transition the system into safe state.
- Fail-safe state: Fail-safe state works as a safety lock down in the event of a critical device/system failure. If a fail-safe bypass is disabled, the device moves to the fail-safe state when the proper condition is met. The device can exit the fail-safe state only after a power-cycle event is present.
- Built-in self-test (BIST): When turning on the power system, the PMIC routinely implements ABIST (analog built-in self-test) and LBIST (logical built-in self-test) processes of all output voltage monitors before starting the power-up sequence. ABIST is for checking the state of the voltage monitoring block (OV/UV) for each regulator, whether normal or not. If a failure on the OV/UV monitor is detected during the ABIST on-demand request, the PMIC asserts the corresponding ABIST flags. The LBIST verifies the correct functionality of the safety logic monitoring. The LBIST is performed after each POR, or after each wake-up from standby. The LBIST is only performed in ASIL D devices.

## 7 References

- [1] [PF7100 webpage include documentation and tools\(Datasheet,Safety Manual, FMEDA, SW driver\)](#)
- [2] [FS86 webpage include documentation and tools\(Datasheet,Safety Manual, FMEDA, SW driver\)](#)
- [3] [Power Management Community](#)
- [4] [BYLink System Power Platform](#)

## 8 Legal information

### 8.1 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### 8.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**Suitability for use in automotive applications (functional safety)** — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

### 8.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**Tables**

Tab. 1.	Description of AM62x and AM62Ax .....	5	Tab. 3.	Battery input connection with system ASIL D .....	12
Tab. 2.	Low voltage input connection with system ASIL B .....	11			

**Figures**

Fig. 1.	PF7100 PMIC block diagram .....	3	Fig. 6.	FS86+PF7100 powering AM62x/AM62Ax with DDR4 .....	9
Fig. 2.	FS86 family devices function block diagram .....	4	Fig. 7.	FS86+PF7100 powering AM62x/AM62Ax power-up sequence .....	9
Fig. 3.	PF7100 powering AM62x/AM62Ax with LPDDR4 .....	6	Fig. 8.	FS86+PF7100 powering AM62x/AM62Ax power-down sequence .....	10
Fig. 4.	PF7100 powering AM62x/AM62Ax with DDR4 .....	7	Fig. 9.	System ASIL B safety mechanism .....	11
Fig. 5.	FS86+PF7100 powering AM62x/AM62Ax with LPDDR4 .....	8	Fig. 10.	System ASIL D safety mechanism .....	12

## Contents

---

<b>1</b>	<b>Introduction</b> .....	<b>3</b>
<b>2</b>	<b>PF7100 PMIC</b> .....	<b>3</b>
<b>3</b>	<b>FS86 PMIC</b> .....	<b>4</b>
<b>4</b>	<b>TI Sitara AM62x and AM62Ax processors</b> .....	<b>5</b>
<b>5</b>	<b>Power solutions</b> .....	<b>5</b>
5.1	Case 1: VIN = 3.3 V/5 V, LPDDR4 memory .....	5
5.2	Case 2: VIN = 3.3 V/5 V, DDR4 memory .....	6
5.3	Case 3: VIN = 12 V/24 V, LPDDR4 memory .....	7
5.4	Case 4: VIN = 12 V/24 V, DDR4 memory .....	8
5.5	Power-up and power-down sequence .....	9
<b>6</b>	<b>Functional safety</b> .....	<b>11</b>
<b>7</b>	<b>References</b> .....	<b>13</b>
<b>8</b>	<b>Legal information</b> .....	<b>14</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© 2023 NXP B.V.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

Date of release: 26 October 2023  
Document identifier: AN14030