

# CodeWarrior U-Boot Debugging

## 1. Introduction

This document describes the steps required for U-Boot debugging using the CodeWarrior IDE.

This document includes the following sections:

- Configuring and building U-Boot.
- Creating a CodeWarrior project to debug U-boot.
- Specifying the launch configuration settings.
- Debugging U-Boot from NOR, NAND, SPI, and SD card flash devices for low-end and high-end Power Architecture CPU.

### Contents

1. Introduction.....	1
2. Preliminary background.....	1
3. Configuring and building U-Boot .....	2
4. Configuring a CodeWarrior project.....	2
5. Debugging U-Boot from NOR for e500v2 .....	8
6. Debugging U-Boot from NAND for e500v2 ...	14
7. Debugging U-Boot from SPI/SD/MMC for e500v2 .....	27
8. Debugging U-Boot from NOR for e500mc ....	32
9. Debugging U-Boot from NAND for e500mc ..	38
10. Debugging U-Boot from SPI/SD/MMC for e500mc .....	44
11. How to calculate PIC load address .....	50
12. Troubleshooting Tips.....	51

## 2. Preliminary background

U-Boot resides in flash memory on target systems and boots an embedded Linux image or other OS image (vxworks) or an elf, developed for those systems.

Before debugging U-Boot on a target system, follow these steps:

1. Install the Board Support Package (BSP) for a target system you want to debug on the host Linux machine.
2. Configure the BSP U-Boot package to place

debugger symbolic information in the U-Boot binary executable file.

3. Configure hardware to use the U-Boot image. (For more information, see Chapter 7.5.3 of Targeting PA Processor.pdf)
4. Create a new CodeWarrior project that you will use to debug U-Boot on the target system.

### 3. Configuring and building U-Boot

After installing BSP, configure and build U-Boot images for CodeWarrior debug. For more information on configuring and building U-Boot with CodeWarrior debugger support, see the SDK User Manual.

### 4. Configuring a CodeWarrior project


This section covers:

- [Creating a CodeWarrior project](#)
- [Configure initialization file of project for debugging](#)
- [Board hardware configuration](#)

#### 4.1. Creating a CodeWarrior project


1. Open CodeWarrior IDE.
2. Choose **File > Import**, to import the U-Boot .elf file generated during the U-Boot compilation. It can be found in u-boot folder.

Figure 1. CodeWarrior File menu




3. Choose the source to import and select **Next**.

**Figure 2. Import executable file dialog**




4. Specify **Project name** and **Location**, or use the default location and select **Next**.

**Figure 3. Import executable file dialog**




5. Browse to the U-Boot .elf file and select open. By default, CodeWarrior looks for an .elf extension, so change the file type in lower right corner of select file dialog, as shown in [Figure 4](#).

Figure 4. Select U-Boot elf file




6. Select processor type for the project and select **Next**.

Figure 5. Select processor type




7. Select **Debugger Connection Types, Board, and Connection Type**.



**Figure 6. Target settings dialog**



8. Select the configuration that you want to create and then, select **Finish** to close the wizard.

**Figure 7. Select configuration dialog**


## 4.2. Configure initialization file of project for debugging


1. Choose **Run > Debug configurations**, to open the **Debug configurations** dialog.
2. Select Project name from the left pane and from the right pane, under Main tab – **Target settings**, select **Edit**, as shown in [Figure 8](#).

Figure 8. Debug Configurations dialog




3. From the **Hardware or Simulator Connection** dialog, select **Edit** to edit the target as shown in the [Figure 9](#).


Figure 9. Hardware or Simulator Connection dialog



4. From the **Initialization** tab, browse to the location of U\_Boot initialization file and add its location in the **Initialize target**, as shown in [Figure 10](#).

**Figure 10. Hardware or Simulator Target dialog**


5. Navigate to **Memory** tab and deselect **Memory configuration**.

**Figure 11. Hardware or Simulator Target dialog**


6. Select **OK** to exit the **Debug configurations** dialog.

### 4.3. Board hardware configuration

See the SDK User Guide for the correct board configuration and switch settings.

---

**NOTE** U-Boot debug is JTAG-based and a probe needs to be connected to the board.

---

## 4.4. Useful hints and tips

Refer to Chapter 12, for useful hints and tips.

# 5. Debugging U-Boot from NOR for e500v2

## 5.1. Debug environment

Use the following setup for U-Boot debugging on e500v2 core:

- P1010RDB board.
- Compiled U-Boot for the NOR FLASH target.
- Flash U-Boot on the target board. (See SDK documentation, for more information on how to program the U-Boot to NOR flash.)
- Switches set for NOR boot. (See SDK documentation, for more information on how to set switches.)
- Latest release of CodeWarrior IDE.
- P1010RDB\_uboot\_32.tcl initialization file.
- USB TAP or other probe.

## 5.2. U-Boot NOR debugging


The U-Boot .elf file generated during the U-Boot compilation should be imported as CodeWarrior project. (See [Configuring a CodeWarrior project](#), for more information.)

### 5.2.1. Stage 0 – Connect CodeWarrior to a board

Before debugging, run the board in the debug mode.


1. Choose **Run > Debug configurations**, to open **Debug configurations** dialog and select **Debug**, as shown in [Figure 12](#).

Figure 12. Debug configurations dialog




2. The connection initializes and configures the TAP, and then it will attach to board.

Figure 13. Debug window



3. To reinitialize the target from CodeWarrior, select **Reset**, as shown in [Figure 14](#).


Figure 14. Reset dialog



## 5.2.2. Stage 1 – Debug NOR for AS0


1. Set PIC load address as 0xffff8000, using Debugger Shell command `setpicloadaddr 0xffff8000`.

Figure 15. File location



2. After the path is provided, source will become available in CodeWarrior. (See [Figure 15](#), for more details.)

Figure 16. File editor



3. Now debugging (step, run, or breakpoint) can be done before switching to AS1.

Figure 17. File editor

```

89 */
90
91 .section .bootpg,"ax"
92 .globl _start_e500
93
94 _start_e500:
95 /* Enable debug exception */
96 li r1,MSR_DE
97 mtsr r1
98
99 #ifdef CONFIG_SYS_FSL_ERRATUM_A004809
100 mfspr r3,PVR
101 rlwimm r3,r3,28,0xf /* major_rev */
102 cmpwi r3,0x1 /* is rev 1? */
103 bne 1f
104
105 msync
106 isync
107 mfspr r3, SPRN_HDBCR0
108 ori r3, r3, 0x0100
109 ori r3, r3, 0x8000
110 mtspr SPRN_HDBCR0, r3
    
```

4. In file start.S, last instruction before moving to AS1 is `rfi` before `switch_as`. (See [Stage 2 – Debug NOR for AS1](#), for more information.)

Figure 18. File editor


```

1242 lis r6,MSR_DS|MSR_DE@h
1243 ori r6,r6,MSR_DS|MSR_DE@l
1244 lis r7,switch_as@h
1245 ori r7,r7,switch_as@l
1246
1247 mtspr SPRN_SRR0,r7
1248 mtspr SPRN_SRR1,r6
1249 rfi
1250
1251 switch_as:
1252 /* L1 DCache is used for initial RAM */
1253
1254 /* Allocate Initial RAM in data cache.
1255 */
1256 lis r3,CONFIG_SYS_INIT_RAM_ADDR@h
1257 ori r3,r3,CONFIG_SYS_INIT_RAM_ADDR@l
1258 mfspr r2, L1CFG0
1259 andi. r2, r2, 0x1ff
1260 /* cache size * 1024 / (2 * L1 line size) */
1261 slwi r2, r2, (10 - 1 - L1_CACHE_SHIFT)
1262 mtctr r2
1263 li r0,0
    
```

### 5.2.3. Stage 2 – Debug NOR for AS1


1. Step Into `rfi` instruction.
2. Reset PIC load address, using Debugger Shell command `setpicloadaddr reset`.

Figure 19. Debugger shell view




3. Debugging (step, run, or breakpoint) can be done until code is relocated in DDR.
  - a) Run to Line: board\_init\_f and Step Into.

Figure 20. File editor



- b) Run to Line: relocate\_code and Step Into.

Figure 21. File editor





c) In start.S, last instruction before relocate to DDR is relocate\_code.

Figure 22. File editor

```

1882
1883 /*
1884  * As IVPR is going to point RAM address,
1885  * Make sure IVOR15 has valid opcode to support debugger
1886  */
1887 mtspr IVOR15,r0
1888
1889 /*
1890  * Re-point the IVPR at RAM
1891  */
1892 mtspr IVPR,r10
1893
1894 mtlr r0
1895 blr /* NEVER RETURNS! */
1896 .globl in_ram
1897 in_ram:
1898
1899 /*
1900  * Relocation Function, r12 point to got2+0x8000
1901  *
1902  * Adjust got2 pointers, no need to check for 0, this code
1903  * already puts a few entries in the table.


```

d) Step Into blr, it shows the code in assembly. (See [Stage 3 – Debug in DDR’s higher address](#), for more information.)

### 5.2.4. Stage 3 – Debug in DDR’s higher address

1. Set the PIC load address as 0x3ff30000 using Debugger Shell command setpicloadaddr 0x3ff30000. (See [How to calculate PIC load address](#), for more information.)

Figure 23. Debugger shell view



2. You can debug until U-Boot is running.
  - a) Run to Line: board\_init\_r and do Step into.

Figure 24. File editor

```

board.c
627 /*
628 * This is the next part if the initialization sequence: we are now
629 * running from RAM and have a "normal" C environment, i. e. global
630 * data can be written, BSS has been cleared, the stack size in not
631 * that critical any more, etc.
632 */
633 void board_init_r(gd_t *id, ulong dest_addr)
634 {
635     bd_t *bd;
636     ulong malloc_start;
637
638 #ifndef CONFIG_SYS_NO_FLASH
639     ulong flash_size;
640 #endif
641
642     gd = id; /* initialize RAM version of global data */
643     bd = gd->bd;
644
645     gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
646
647     /* The Malloc area is immediately below the monitor copy in DRAM */
648     malloc_start = dest_addr - TOTAL_MALLOC_LEN;

```

b) Run to Line: main\_loop( )

Figure 25. File editor

```

board.c
1042     do_mdm_init = gd->do_mdm_init;
1043 }
1044 #endif
1045 #endif
1046
1047 /* Initialization complete - start the monitor */
1048
1049 /* main_loop() can return to retry autoboot, if so just run it again. */
1050 for (;;) {
1051     WATCHDOG_RESET();
1052     main_loop();
1053 }
1054
1055 /* NOTREACHED - no way out of command loop except booting */
1056 }
1057
1058 void hang(void)
1059 {
1060     puts("### ERROR ### Please RESET the board ###\n");
1061     bootstage_error(BOOTSTAGE_ID_NEED_RESET);
1062     for (;;)
1063 ;

```

## 6. Debugging U-Boot from NAND for e500v2

U-Boot NAND boot is a 2-stage booting process:

- First stage (U-Boot NAND SPL) – when turned on and on reset, U-Boot NAND SPL gets the control. It runs from IFC’s internal SRAM and it copies U-Boot RAMBOOT to DDR and transfers control to it.
- Second stage (U-Boot NAND RAMBOOT) – RAMBOOT code.

Depending upon the booting stage, U-Boot NAND debugging can be classified into two modes:

- [U-Boot NAND SPL debugging](#)
- [U-Boot NAND RAMBOOT debugging](#)

### 6.1. Debug environment

Use the following setup for U-Boot NAND debugging on e500v2 core:

1. P1010RBD board.
2. Compiled U-Boot for the NAND FLASH target.

3. Flash U-Boot on the target board. (See SDK documentation, for more information on how to program the U-Boot to NAND flash.)
4. Switches set for NAND boot (See SDK documentation, for more information on how to set switches.)
5. Latest release of CodeWarrior IDE.
6. P1010RDB\_uboot\_32.tcl initialization file.
7. USB TAP or other probe.

## 6.2. U-Boot NAND SPL debugging


For this stage the U-Boot-spl elf file generated during U-Boot compilation should be imported as a CodeWarrior project. (See [Configuring a CodeWarrior project](#), for more details.)

### 6.2.1. Stage 0 – Connect CodeWarrior to board

Before starting debugging, run the project in debug mode.


1. Choose **Run > Debug** configurations, to open **Debug configurations** dialog and select **Debug**.

Figure 26. Debug configurations dialog




2. This initializes and configures the TAP, then attaches to board.

**Figure 27. Debug view**



3. Reinitialize the target from CodeWarrior, using the U-Boot initialization file.


**Figure 28. Reset dialog**



### 6.2.2.Stage 1 – Debug NAND SPL in IFC SRAM for AS0


1. Browse to the location, where the source file is saved, as shown in [Figure 29](#).

Figure 29. Debug view



2. After the path is specified, the source is available in CodeWarrior.

Figure 30. File editor



3. Now, debugging (step, run, or breakpoint) can be done before switching to AS1.

Figure 31. File editor

```

start.S
89 */
90
91 .section .bootpg,"ax"
92 .globl _start_e500
93
94 _start_e500:
95 /* Enable debug exception */
96 li r1,MSR_DE
97 mtmsr r1
98
99 #ifdef CONFIG_SYS_FSL_ERRATUM_A004809
100 mfspr r3,PVR
101 rlwini r3,r3,28,0xf /* major_rev */
102 cmpwi r3,0x1 /* is rev 1? */
103 bne 1f
104
105 msync
106 isync
107 mfspr r3,SPRN_HDBCR0
108 oris r3,r3,0x0100
109 ori r3,r3,0x8000
110 mtspr SPRN_HDBCR0,r3

```

4. In file start.S, last instruction before moving to AS1 is rfi before switch\_as. (See [Stage 2 – Debug NAND SPL in IFC SRAM for AS1](#), for more information.)

Figure 32. File editor

```

start.S
1242 lis r6,MSR_IS|MSR_DS|MSR_DE@h
1243 ori r6,r6,MSR_IS|MSR_DS|MSR_DE@l
1244 lis r7,switch_as@h
1245 ori r7,r7,switch_as@l
1246
1247 mtspr SPRN_SRR0,r7
1248 mtspr SPRN_SRR1,r6
1249 rfi
1250
1251 switch_as:
1252 /* L1 DCache is used for initial RAM */
1253
1254 /* Allocate Initial RAM in data cache.
1255 */
1256 lis r3,CONFIG_SYS_INIT_RAM_ADDR@h
1257 ori r3,r3,CONFIG_SYS_INIT_RAM_ADDR@l
1258 mfspr r2,L1CFG0
1259 andi r2,r2,0x1fff
1260 /* cache size * 1024 / (2 * L1 line size) */
1261 slwi r2,r2,(10 - 1 - L1_CACHE_SHIFT)
1262 mtctr r2
1263 li r0,0

```

### 6.2.3. Stage 2 – Debug NAND SPL in IFC SRAM for AS1

1. Step Into this instruction.
2. Debugging is possible until the code is relocated to DDR.
  - a) Run to Line: board\_init\_f and Step Into: board\_init\_f.

**Figure 33. File editor**

```

spl_minimal.c
94 /* Let the controller go */
95 out_be32(&addr->sdram_cfg, in_be32(&addr->sdram_cfg) | SDRAM_CFG_MEM_EN);
96
97 set_next_law(CONFIG_SYS_NAND_DDR_LAW, LAW_SIZE_1G, LAW_TRGT_IF_DDR_1);
98 }
99
100 void board_init_f(ulong bootflag)
101 {
102     u32 plat_ratio;
103     ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
104
105     /* initialize selected port with appropriate baud rate */
106     plat_ratio = in_be32(&gur->porpllsr) & MPC85xx_PORPLLSR_PLAT_RATIO;
107     plat_ratio >>= 1;
108     gd->bus_clk = CONFIG_SYS_CLK_FREQ * plat_ratio;
109
110     NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
111                 gd->bus_clk / 16 / CONFIG_BAUDRATE);
112
113     puts("\nNAND boot... ");
114
115     /* Initialize the DDR3 */
    
```

b) Run to Line: `relocate_code` and do Step Into.

**Figure 34. File editor**

```

start.S
1794 * r3 = dest
1795 * r4 = src
1796 * r5 = length in bytes
1797 * r6 = cachelinesize
1798 */
1799 .globl relocate_code
1800 relocate_code:
1801     mr r1,r3 /* Set new stack pointer */
1802     mr r9,r4 /* Save copy of Init Data pointer */
1803     mr r10,r5 /* Save copy of Destination Address */
1804
1805     GET_GOT
1806     mr r3,r5 /* Destination Address */
1807     lis r4,CONFIG_SYS_MONITOR_BASE@h /* Source Address */
1808     ori r4,r4,CONFIG_SYS_MONITOR_BASE@l
1809     lhz r5,GOT(__init_end)
1810     sub r5,r5,r4
1811     li r6,CONFIG_SYS_CACHELINE_SIZE /* Cache Line Size */
1812
1813     /*
1814     * Fix GOT pointer:
1815     */
    
```

c) In file `start.S`, last code before relocate to DDR is `relocate_code`.

**Figure 35. File editor**

```

start.S
1879 */
1880
1881     addi r0,r10,in_ram - _start + _START_OFFSET
1882
1883     /*
1884     * As IVPR is going to point RAM address,
1885     * Make sure IVOR15 has valid opcode to support debugger
1886     */
1887     mtspr IVPR,r0
1888
1889     /*
1890     * Re-point the IVPR at RAM
1891     */
1892     mtspr IVPR,r10
1893
1894     mtlr r0
1895     blr /* NEVER RETURNS! */
1896
1897 .globl in_ram
1898
1899     /*
1900     * Relocation Function, r12 point to got2+0x8000
    
```


3. Step Into: `blr`, it shows code in assembly. (See [Stage 3 – Debug in RAM](#), for more information.)



## 6.2.4. Stage 3 – Debug in RAM


1. Set PIC load address as 0x100000 in Debugger Shell using `setpicloadaddr 0x100000` command.

Figure 36. Debugger shell view



2. Debug until U-Boot RAMBOOT code is copied from NAND to RAM and control is transferred to it.
  - a) Run to Line: `board_init_r` and do Step Into.

Figure 37. File editor



- b) Step Into: `nand_boot ( )` function.




Figure 38.

```

222
223 /*
224 * Main entrypoint for NAND Boot. It's necessary that SDRAM is already
225 * configured and available since this code loads the main U-boot image
226 * from NAND into SDRAM and starts from there.
227 */
228 void nand_boot(void)
229 {
230     attribute__((noreturn)) void (*uboot)(void);
231     /*
232     * Load U-Boot image from NAND into RAM
233     */
234     nand_load(CONFIG_SYS_NAND_U_BOOT_OFFSETS, CONFIG_SYS_NAND_U_BOOT_SIZE,
235             (uchar *)CONFIG_SYS_NAND_U_BOOT_DST);
236
237 #ifdef CONFIG_NAND_ENV_DST
238     nand_load(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
239             (uchar *)CONFIG_NAND_ENV_DST);
240
241 #ifdef CONFIG_ENV_OFFSET_REDUND
242     nand_load(CONFIG_ENV_OFFSET_REDUND, CONFIG_ENV_SIZE,
243             (uchar *)CONFIG_NAND_ENV_DST + CONFIG_ENV_SIZE);
    
```

- c) This is the last function before control is transferred to u-boot RAMBOOT. Run to Line: uboot ( ) and do Step Into. As soon as we Step Into uboot ( ) function, control is transferred to U-Boot NAND RAMBOOT, that is, 0x00200000. This address is used to set PIC load address for U-Boot NAND RAMBOOT debug.

Figure 39.



- d) Further debugging is not possible with this u-boot-spl.elf and a new project needs to be created for U-Boot NAND debugging. (See [U-Boot NAND RAMBOOT debugging](#), for more information.)


### 6.3. U-Boot NAND RAMBOOT debugging

For this stage, the U-Boot elf file generated during U-Boot compilation should be imported as a CodeWarrior project. (See [Configuring a CodeWarrior project](#), for more information.)

### 6.3.1. Stage 0 – Connect CodeWarrior to board


1. Restart the board. U-Boot starts and relocates itself into RAM.
2. Before Debugging, run the board in Debug mode.

Figure 40. Debug configurations dialog




3. This initializes and configures the TAP, then attaches to the board.

Figure 41. Debug view



4. Reinitialize the target from CodeWarrior, using the U-Boot initialization file.

**Figure 42. Reset dialog**


### 6.3.2. Stage 1 – Debug NAND RAMBOOT until U-Boot is relocated to DDR’s higher address


1. Set PIC load address as 0x00200000 in Debugger Shell, using `setpicloadaddr 0x00200000` command.
2. Set break point at address 0x00200008 in Debugger Shell using `bp -hw 0x00200008` command.

---

**NOTE** The break point’s address is needed to be offset with 8 bytes because it is required to jump over the instructions that enables the MSR[DE] bit, otherwise the break point will not hit.


---

3. Resume core operation.

**Figure 43. Debug view**



4. When break point is hit, source code location is asked by CodeWarrior. After the path is specified, it shows the source code in CodeWarrior.

Figure 44. File editor



5. Now debugging (step, run, or breakpoint) can be done until U-Boot code is relocated to the higher address of DDR.
  - a) Run to Line: board\_init\_f and do Step Into.

Figure 45. File editor



- b) Run to Line: relocate\_code and do Step Into.

**Figure 46. File editor**

```

1794 * r3 = dest
1795 * r4 = src
1796 * r5 = length in bytes
1797 * r6 = cachelinesize
1798 */
1799 .globl relocate_code
1800 relocate_code:
1801 mr r1,r3 /* Set new stack pointer */
1802 mr r9,r4 /* Save copy of Init Data pointer */
1803 mr r10,r5 /* Save copy of Destination Address */
1804
1805 GET_GOT
1806 mr r3,r5 /* Destination Address */
1807 lis r4,CONFIG_SYS_MONITOR_BASE@h /* Source Address */
1808 ori r4,r4,CONFIG_SYS_MONITOR_BASE@l
1809 lzw r5,GOT(__init_end)
1810 sub r5,r5,r4
1811 li r6,CONFIG_SYS_CACHELINE_SIZE /* Cache Line Size */
1812
1813 /*
1814 * Fix GOT pointer:
1815
    
```

6. In file *start.S*, last instruction before moving to the higher address of DDR is `relocate_code`.

**Figure 47. File editor**

```


1885 * Make sure IVOR15 has valid opcode to support debugger
1886 */
1887 mtspr IVOR15,r0
1888
1889 /*
1890 * Re-point the IVPR at RAM
1891 */
1892 mtspr IVPR,r10
1893
1894 mtlr r0
1895 blr /* NEVER RETURNS! */
1896
1897 .globl in_ram
1898 in_ram:
1899
1900 /*
1901 * Relocation Function, r12 point to got2+0x8000
1902 * Adjust got2 pointers, no need to check for 0, this code
1903 * already puts a few entries in the table.
1904 */
1905 li r0,__got2_entries@sectoff@l
1906 la r3,GOT(_GOT2_TABLE_)
    
```

7. Now Step Into `blr`, CodeWarrior will show the code in assembly. (See [Stage 2 – Debug in DDR’s higher address](#), for more information.)

### 6.3.3. Stage 2 – Debug in DDR’s higher address


1. Set PIC load address as `0x3ff2f000` using Debugger Shell command `setpicloadaddr 0x3ff2f000`. (See [How to calculate PIC load address](#), for more information.)

Figure 48. Debugger shell view



2. You can debug until U-Boot is running.
  - a) Run to Line: board\_init\_r and Step Into.

Figure 49. File editor



- b) Run to Line: main\_loop( )

**Figure 50. File editor**

```

1042
1043     do_mdm_init = gd->do_mdm_init;
1044 }
1045 #endif
1046
1047 /* Initialization complete - start the monitor */
1048
1049 /* main_loop() can return to retry autoboot, if so just run it again. */
1050 for (;;) {
1051     WATCHDOG_RESET();
1052     main_loop();
1053 }
1054
1055 /* NOTREACHED - no way out of command loop except booting */
1056 }
1057
1058 void hang(void)
1059 {
1060     puts("### ERROR ### Please RESET the board ###\n");
1061     bootstage_error(BOOTSTAGE_ID_NEED_RESET);
1062     for (;;)
1063         ;
    
```

## 7. Debugging U-Boot from SPI/SD/MMC for e500v2

Booting from SPI and SD/MMC are similar, the only difference between these is how the final image is build. This chapter provides necessary steps for SPI U-Boot debugging.

### 7.1. Debugging environment

Given below is the setup used for U-Boot debugging on e500v2 core:

1. P1010RDB board.
2. Compiled U-Boot for the SPI FLASH target.
3. Flash U-Boot on the target board. (See SDK documentation, for more information on how to program the U-Boot to SPI flash.)
4. Switches set for SPI boot. (See SDK documentation for more information on how to set switches.)
5. Latest release of CodeWarrior IDE.
6. P1010RDB\_uboot\_32.tcl initialization file.
7. USB TAP or other probe.

### 7.2. U-Boot SPI debugging


Import the U-Boot elf file, generated during U-Boot compilation as a CodeWarrior project. (See [Configuring a CodeWarrior project](#), for more information.)

#### 7.2.1. Stage 0 – Connect CodeWarrior to board

1. Before debugging, run the board in debug mode.




**Figure 51. Debug configurations dialog**




2. Start the debugging session using the setup provided in [Figure 51](#). This initializes and configures the TAP, then attaches to the board.

**Figure 52. Debug view**




3. Reinitialize the target from CodeWarrior.




**Figure 53. Reset dialog**


## 7.2.2. Stage 1 – Debug SPI until U-Boot relocated to DDR’s higher address

1. Set hardware break point at address 0x1107f008 in Debugger Shell using `bp -hw 0x1107f008` command.
2. Resume core operation.

**Figure 54. Debug view**


3. Once the break point is hit, specify the source code location. After the path is specified, it shows the source code in CodeWarrior.

**Figure 55. File editor**


4. Now debugging (step, run, or breakpoint) can be done until U-Boot code is relocated to the higher address of DDR.

a) Run to Line: board\_init\_f and do Step Into.

Figure 56. File editor

```
board.c
369 unsigned long logbuffer_base(void)
370 {
371     return CONFIG_SYS_SDRAM_BASE + get_effective_memsize() - LOGBUFF_LEN;
372 }
373 #endif
374
375 void board_init_f(ulong bootflag)
376 {
377     bd_t *bd;
378     ulong len, addr, addr_sp;
379     ulong *s;
380     gd_t *id;
381     init_fnc_t **init_fnc_ptr;
382
383 #ifdef CONFIG_PRAM
384     ulong reg;
385 #endif
386
387 /* Pointer is writable since we allocated a register for it */
388 gd = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
389 /* compiler optimization barrier needed for GCC >= 3.4 */
390 #asm __volatile__ (":::memory");
```

b) Run to Line: relocate\_code and do Step Into.

Figure 57. File editor

```
start.S
1794 * r3 = dest
1795 * r4 = src
1796 * r5 = length in bytes
1797 * r6 = cachelinesize
1798 */
1799
1800 .globl relocate_code
1801 relocate_code:
1802     mr r1,r3 /* Set new stack pointer */
1803     mr r9,r4 /* Save copy of Init Data pointer */
1804     mr r10,r5 /* Save copy of Destination Address */
1805
1806     GET_GOT
1807     mr r3,r5 /* Destination Address */
1808     lis r4,CONFIG_SYS_MONITOR_BASE@h /* Source Address */
1809     ori r4,r4,CONFIG_SYS_MONITOR_BASE@l
1810     lwz r5,GOT(__init_end)
1811     sub r5,r5,r4
1812     li r6,CONFIG_SYS_CACHELINE_SIZE /* Cache Line Size */
1813
1814     /*
1815     * Fix GOT pointer:
1816     */
```

c) In file start.S, last instruction before moving to the higher address of DDR is relocate\_code.

Figure 58. File editor

```
start.S
1885 * Make sure IVOR15 has valid opcode to support debugger
1886 */
1887 mtspr IVOR15,r0
1888
1889 /*
1890 * Re-point the IVPR at RAM
1891 */
1892 mtspr IVPR,r10
1893
1894 mtlr r0
1895 blr /* NEVER RETURNS! */
1896 .globl in_ram
1897 in_ram:
1898
1899 /*
1900 * Relocation Function, r12 point to got2+0x8000
1901 *
1902 * Adjust got2 pointers, no need to check for 0, this code
1903 * already puts a few entries in the table.
1904 */
1905 li r0,__got2_entries@sectoff@l
1906 la r3,GOT(_GOT2_TABLE_)
```

d) Step Into blr, it shows the code in assembly. (See [Stage 2– Debug SPI in DDR’s higher address](#), for more information.)

**NOTE** To find the correct address for hardware break point, that is, 0x1107008, disassembly on u-boot.elf is done and the `_start_e500` address is searched for. Add 8 to this address to have the correct address for hardware break point.

### 7.2.3.Stage 2– Debug SPI in DDR’s higher address

1. Set PIC load address as 0x3ff30000 using Debugger Shell command `setpicloadaddr 0x3ff30000`. (See [How to calculate PIC load address](#), for more information.)

Figure 59. File editor

```

1898
1899 /*
1900 * Relocation Function, r12 point to got2+0x8000
1901 *
1902 * Adjust got2 pointers, no need to check for 0, this code
1903 * already puts a few entries in the table.
1904 */
1905 li r0, __got2_entries@sectoff@1
1906 la r3, GOT(_GOT2_TABLE_)
1907 lwz r11, GOT(_GOT2_TABLE_)
1908 mtctr r0
1909 sub r11, r3, r11
1910 addi r3, r3, -4
1911: lwzu r0, r0, r11
1912 cmpwi r0, 0
1913 beq- 2f
1914 add r0, r0, r11
1915 stw r0, 0(r3)
1916: bdnz 1b
1917
1918 /*
1919 * Now adjust the fixups and the pointers to the fixups
    
```

2. Run to Line: `board_init_r` and do Step Into.

Figure 60. File editor

```

627 /*
628 * This is the next part if the initialization sequence: we are now
629 * running from RAM and have a "normal" C environment, i. e. global
630 * data can be written, BSS has been cleared, the stack size in not
631 * that critical any more, etc.
632 */
633 void board_init_r(gd_t *id, ulong dest_addr)
634 {
635     bd_t *bd;
636     ulong malloc_start;
637
638 #ifndef CONFIG_SYS_NO_FLASH
639     ulong flash_size;
640 #endif
641
642     gd = id; /* initialize RAM version of global data */
643     bd = gd->bd;
644
645     gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
646
647     /* The Malloc area is immediately below the monitor copy in DRAM */
648     malloc_start = dest_addr - TOTAL_MALLOC_LEN;
    
```

3. Run to Line: `main_loop( )`.

Figure 61. File editor

```

1042
1043     do_mdm_init = gd->do_mdm_init;
1044 }
1045 #endif
1046
1047 /* Initialization complete - start the monitor */
1048
1049 /* main_loop() can return to retry autoboot, if so just run it again. */
1050 for (;;) {
1051     WATCHDOG_RESET();
1052     main_loop();
1053 }
1054
1055 /* NOTREACHED - no way out of command loop except booting */
1056 }
1057
1058 void hang(void)
1059 {
1060     puts("### ERROR ### Please RESET the board ###\n");
1061     bootstage_error(BOOTSTAGE_ID_NEED_RESET);
1062     for (;;)
1063 ;

```

## 8. Debugging U-Boot from NOR for e500mc

### 8.1. Debug environment

Setup used for U-Boot debugging on e500mc core:

1. P3041DS Hydra board.
2. Compiled U-Boot for the NOR FLASH target.
3. Flash U-Boot on the target board. (See SDK documentation, for more information on how to program the U-Boot to NOR flash.)
4. Switches set for NOR boot (See SDK documentation, for more information on how to set switches.)
5. Latest release of CodeWarrior IDE.
6. P3041DS\_uboot\_36.tcl initialization file.
7. USB TAP or other probe.


### 8.2. U-Boot NOR debugging

U-Boot elf file generated during U-Boot compilation should be imported as CodeWarrior project. (See [Configuring a CodeWarrior project](#), for more information.)

#### 8.2.1. Stage 0 – Connect CodeWarrior to board


1. Before debugging, run the board in debug mode.

Figure 62. Debug configurations dialog




2. Start the debugging session using the setup provided in [Figure 62](#). This initializes and configures the TAP, then attaches to the board.

Figure 63. Debug view



3. Reinitialize the target from CodeWarrior.


Figure 64. Reset dialog



### 8.2.2. Stage 1 – Debug NOR for AS0

1. Set PIC load address as 0xffff8000 using Debugger Shell command `setpicloadaddr 0xffff8000`.

Figure 65. Debugger shell view



2. After the path is specified, source code is available in CodeWarrior.

**Figure 66. File editor**

```

1  .section .resetvec,"ax"
2  b_start_e500
3
    
```

- Now debugging (step, run, or breakpoint) can be done before switching to AS1.

**Figure 67. File editor**

```

89 */
90
91 .section .bootpg,"ax"
92 .globl _start_e500
93
94 _start_e500:
95 /* Enable debug exception */
96 li r1,MSR_DE
97 mtsr r1
98
99 #ifdef CONFIG_SYS_FSL_ERRATUM_A004809
100 mfspr r3,PVR
101 rlwinm r3,r3,28,0xf /* major_rev */
102 cmpwi r3,0x1 /* is rev 1? */
103 bne 1f
104
105 msync
106 isync
107 mfspr r3, SPRN_HDBCR0
108 oris r3, r3, 0x0100
109 ori r3, r3, 0x8000
110 mtspr SPRN_HDBCR0, r3
    
```

- In start.S, last instruction before moving to AS1 is rfi before switch\_as. (See [Stage 2 – Debug NOR for AS1](#), for more information.)

**Figure 68. File editor**

```

1242 lis r6,MSR_IS|MSR_DS|MSR_DE@h
1243 ori r6,r6,MSR_IS|MSR_DS|MSR_DE@l
1244 lis r7,switch_as@h
1245 ori r7,r7,switch_as@l
1246
1247 mtspr SPRN_SRR0,r7
1248 mtspr SPRN_SRR1,r6
1249 rfi
1250
1251 switch_as:
1252 /* L1 DCache is used for initial RAM */
1253
1254 /* Allocate Initial RAM in data cache.
1255 */
1256 lis r3,CONFIG_SYS_INIT_RAM_ADDR@h
1257 ori r3,r3,CONFIG_SYS_INIT_RAM_ADDR@l
1258 mfspr r2, L1CFG0
1259 andi. r2, r2, 0x1fff
1260 /* cache size * 1024 / (2 * L1 line size) */
1261 slwi r2, r2, (10 - 1 - L1_CACHE_SHIFT)
1262 mtctr r2
1263 li r0,0
    
```


### 8.2.3. Stage 2 – Debug NOR for AS1

- Step Into this instruction.



2. Reset PIC load address using Debugger Shell command `setpicloadaddr reset`.


Figure 69. Debugger shell view



3. Now debugging (step, run, or breakpoint) can be done until code is relocated in DDR.


- a) Run to Line: `board_init_f` and Step Into.

Figure 70. File editor



- b) Run to Line: `relocate_code` and Step Into.

Figure 71. File editor





c) In start.S, last instruction before relocate to DDR is relocate\_code.

Figure 72. File editor

```

1890 * Re-point the IVPR at RAM
1891 */
1892 mtspr IVPR,r10
1893
1894 mtlr r0
1895 b1r /* NEVER RETURNS! */
1896 .globl in_ram
1897 in_ram:
1898
1899 /*
1900 * Relocation Function, r12 point to got2+0x8000
1901 *
1902 * Adjust got2 pointers, no need to check for 0, this code
1903 * already puts a few entries in the table.
1904 */
1905 li r0,_got2_entries@sectoff@1
1906 la r3,GOT(_GOT2_TABLE_)
1907 lwz r11,GOT(_GOT2_TABLE_)
1908
1909 sub r11,r3,r11
1910 addi r3,r3,-4
1911 lwzu r0,4(r3)
1912 cmpwi r0,0
1913 beq- zf
1914 add r0,r0,r11
1915 stw r0,r0(r3)
1916 bdnz lb
1917
1918 /*
1919 * Now adjust the fixups and the pointers to the fixups
  
```

d) Step Into b1r, it shows assembly code. (See [Stage 3 – Debug in DDR’s higher address](#), for more information.)

### 8.2.4. Stage 3 – Debug in DDR’s higher address

1. Set PIC load address as 0x7ff30000 using Debugger Shell command setpicloadaddr 0x7ff30000. (See [How to calculate PIC load address](#), for more information.)

Figure 73. Debugger shell view

```

1898
1899 /*
1900 * Relocation Function, r12 point to got2+0x8000
1901 *
1902 * Adjust got2 pointers, no need to check for 0, this code
1903 * already puts a few entries in the table.
1904 */
1905 li r0,_got2_entries@sectoff@1
1906 la r3,GOT(_GOT2_TABLE_)
1907 lwz r11,GOT(_GOT2_TABLE_)
1908 mtlr r0
1909 sub r11,r3,r11
1910 addi r3,r3,-4
1911 lwzu r0,4(r3)
1912 cmpwi r0,0
1913 beq- zf
1914 add r0,r0,r11
1915 stw r0,r0(r3)
1916 bdnz lb
1917
1918 /*
1919 * Now adjust the fixups and the pointers to the fixups
  
```

```

Disassembly
Enter location here
7ff315b8: li r0,2023
7ff315bc: subi r3,r12,32768
7ff315c0: lwz r11,-32768(r12)
7ff315c4: mtlr r0
7ff315c8: subf r11,r11,r3
7ff315cc: subi r3,r3,4
7ff315d0: lwzu r0,4(r3)
7ff315d4: cmpwi r0,0x0000
7ff315d8: beq 0x7ff315e4 (0x7ff315e4) ; 0x7ff315e4
7ff315dc: add r0,r0,r11
7ff315e0: stw r0,r0(r3)
7ff315e4: bdnz 0x7ff31500 (0x7ff31500) ; 0x7ff31500
7ff315e8: li r0,1229
7ff315ec: lwz r3,-32764(r12)
7ff315f0: cmpwi r0,0x0000
7ff315f4: mtlr r0
7ff315f8: subi r3,r3,4
7ff315fc: beq 0x7ff31620 (0x7ff31620) ; 0x7ff31620
7ff31600: lwzu r4,4(r3)
7ff31604: lwzux r0,r4,r11
  
```

```

Debugger Shell
address:
%setpicloadaddr reset
Debugger now assumes 'u-boot' is loaded at its link-time address.
%setpicloadaddr 0x0
Debugger now assumes 'u-boot' is loaded at the specified address.
%bp -hw in_ram
id instance address type enabled? process
description
#114 #1 v:0x000015b8 -hw ENABLED 0x0
start.S, line 1905 [u-boot]
%setpicloadaddr 0x7ff30000
Debugger now assumes 'u-boot' is loaded at the specified address.
  
```

2. We can debug until U-Boot is running.

a) Run to Line: board\_init\_r and do Step into.

Figure 74. File editor

```
board.c
629 * running from RAM and have a "normal" C environment, i. e. global
630 * data can be written, BSS has been cleared, the stack size in not
631 * that critical any more, etc.
632 */
633 void board_init_r(gd_t *id, ulong dest_addr)
634 {
635     bd_t *bd;
636     ulong malloc_start;
637
638 #ifndef CONFIG_SYS_NO_FLASH
639     ulong flash_size;
640 #endif
641
642     gd = id; /* initialize RAM version of global data */
643     bd = gd->bd;
644
645     gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
646
647     /* The Malloc area is immediately below the position copy in DRAM */
```

b) Run to Line: main\_loop( ).

Figure 75. File editor

```
board.c
1044 }
1045 #endif
1046
1047 /* Initialization complete - start the monitor */
1048
1049 /* main_loop() can return to retry autoboot, if so just run it again. */
1050 for (;;) {
1051     WATCHDOG_RESET();
1052     main_loop();
1053 }
1054
1055 /* NOTREACHED - no way out of command loop except booting */
1056 }
1057
1058 void hang(void)
1059 {
1060     puts("### ERROR ### Please RESET the board ###\n");
1061     bootstage_error(BOOTSTAGE_ID_NEED_RESET);
1062     for (;;)
1063         ;
1064 }
```

## 9. Debugging U-Boot from NAND for e500mc

### 9.1. Debug environment

Setup used for U-Boot NAND debugging on e500mc core:

1. P3041DS Hydra board.
2. Compiled U-Boot for the NAND FLASH target. (See [PBL configuration tool](#), for more information.)
3. Flash U-Boot on the target board. (See SDK documentation, for more information on how to program the U-Boot to NAND flash.)
4. Switches set for NAND boot (See SDK documentation, for more information on how to set switches.)
5. Latest release of CodeWarrior IDE.
6. P3041\_uboot\_36.tcl initialization file.
7. USB TAP or other probe.


## 9.2. U-Boot NAND debugging

Import the U-Boot elf file generated during U-Boot compilation as a CodeWarrior project. (See [Configuring a CodeWarrior project](#), for more information.)

### 9.2.1. Stage 0 – Connect CodeWarrior to board


1. Before debugging, run the project in debug mode.

Figure 76. Debug configurations dialog




2. Start the debugging session using the setup provided in [Figure 76](#). This initializes and configures the TAP, then attaches to the board.

Figure 77. Debug view



3. Reinitialize the target from CodeWarrior, using U-Boot initialization file.


Figure 78. Reset dialog



### 9.2.2. Stage 1 – Debug NAND SRAM for AS0

1. Reset PIC load address using Debugger Shell command `setpicloadaddr reset`.
2. Source code location is asked by CodeWarrior.

Figure 79. Debug view



3. After the path is specified, sources are available in CodeWarrior.

**Figure 80. File editor**

```

1  .section .resetvec,"ax"
2  b_start_e500
3
    
```

- Now debugging (step, run, or breakpoint) can be done before switching to AS1.

**Figure 81. File editor**

```

79 */
80
81 .section .bootpg,"ax"
82 .globl _start_e500
83
84 _start_e500:
85 /* Enable debug exception */
86 li r1,MSR_DE
87 mtsr r1
88
89 #if defined(CONFIG_SECURE_BOOT) && defined(CONFIG_E500MC)
90 /* ISBC uses L2 as stack.
91  * Disable L2 cache here so that u-boot can enable it later
92  * as part of it's normal flow
93  */
94
95 /* Check if L2 is enabled */
96 mfspr r3, SPRN_L2CSR0
97 lis r2, L2CSR0_L2E@h
98 ori r2, r2, L2CSR0_L2E@l
99 and. r4, r3, r2
100 beq l2_disabled
    
```

- In file start.S, last instruction before moving to AS1 is `r fi` before `switch_as`. (See [Stage 2 – Debug NAND for AS1](#), for more information.)

**Figure 82. File editor**

```

795 lis r6,MSR_IS|MSR_DS|MSR_DE@h
796 ori r6,r6,MSR_IS|MSR_DS|MSR_DE@l
797 lis r7,switch_as@h
798 ori r7,r7,switch_as@l
799
800 mtspr SPRN_SRR0,r7
801 mtspr SPRN_SRR1,r6
802 r fi
803
804 switch_as:
805 /* L1 DCache is used for initial RAM */
806
807 /* Allocate Initial RAM in data cache.
808  */
809 lis r3,CONFIG_SYS_INIT_RAM_ADDR@h
810 ori r3,r3,CONFIG_SYS_INIT_RAM_ADDR@l
811 mfspr r2, L1CFG0
812 andi. r2, r2, 0x1fff
813 /* cache size * 1024 / (2 * L1 line size) */
814 slwi r2, r2, (10 - 1 - L1_CACHE_SHIFT)
815 mtctr r2
816 li r0,0
    
```

### 9.2.3. Stage 2 – Debug NAND for AS1

- Step Into this instruction.

Figure 83. File editor

```

start.S
798 ori r7,r7,switch_as@1
799
800 mtspr SPRN_SRR0,r7
801 mtspr SPRN_SRR1,r6
802 rfi
803
804 switch_as:
805 /* L1 DCache is used for initial RAM */
806
807 /* Allocate Initial RAM in data cache.
808 */
809 lis r3,CONFIG_SYS_INIT_RAM_ADDR@h
810 ori r3,r3,CONFIG_SYS_INIT_RAM_ADDR@l
811 mfspr r2, L1CFG0
812 andi. r2, r2, 0x1fff
813 /* cache size * 1024 / (2 * L1 line size) */
814 slwi r2, r2, (10 - 1 - L1_CACHE_SHIFT)
815 mtctr r2
816 li r0,0
817 1:
818 dcbz r0,r3
819 dcbt1s 0,r0,r3
    
```

2. Now debugging is possible, before the code is relocated in DDR.
  - a) Run to Line: board\_init\_f and Step into: board\_init\_f.

Figure 84. File editor

```

board.c
362 unsigned long logbuffer_base(void)
363 {
364     return CONFIG_SYS_SDRAM_BASE + get_effective_memsz() - LOGBUFF_LEN;
365 }
366 #endif
367
368 void board_init_f(ulong bootflag)
369 {
370     bd_t *bd;
371     ulong len, addr, addr_sp;
372     ulong *s;
373     gd_t *id;
374     init_fnc_t **init_fnc_ptr;
375
376 #ifdef CONFIG_PRAM
377     ulong reg;
378 #endif
379
380     /* Pointer is writable since we allocated a register for it */
381     gd = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
382     /* compiler optimization barrier needed for GCC >= 3.4 */
383     __asm__ __volatile__ (""::"memory");
    
```

- b) Run to Line: relocate\_code and do Step Into.

Figure 85. File editor

```

start.S
1352 * r3 = dest
1353 * r4 = src
1354 * r5 = length in bytes
1355 * r6 = cachelinesize
1356 */
1357 .globl relocate_code
1358 relocate_code:
1359 mr r1,r3 /* Set new stack pointer */
1360 mr r9,r4 /* Save copy of Init Data pointer */
1361 mr r10,r5 /* Save copy of Destination Address */
1362
1363 GET_GOT
1364 r3,r5 /* Destination Address */
1365 lis r4,CONFIG_SYS_MONITOR_BASE@h /* Source Address */
1366 ori r4,r4,CONFIG_SYS_MONITOR_BASE@l
1367 lwz r5,GOT(_init_end)
1368 sub r5,r5,r4
1369 li r6,CONFIG_SYS_CACHELINE_SIZE /* Cache Line Size */
1370
1371 /*
1372 * Fix GOT pointer:
1373 */
    
```

- c) In file start.S, last code before relocate to DDR is relocate\_code.



Figure 86. File editor

```


start.S
1447 #endif
1448 /*
1449  * Re-point the IVPR at RAM
1450  */
1451 mtspr IVPR,r10
1452
1453 mtlr r0
1454 blr /* NEVER RETURNS! */
1455 .globl in_ram
1456 in_ram:
1457
1458 /*
1459  * Relocation Function, r12 point to got2+0x8000
1460  *
1461  * Adjust got2 pointers, no need to check for 0, this code
1462  * already puts a few entries in the table.
1463  */
1464 li r0, __got2_entries@sectoff@1
1465 la r3, GOT(_GOT2_TABLE_)
1466 lwr r11, GOT(_GOT2_TABLE_)
1467 mtctr r0
1468 sub r11,r3,r11
    
```

- Step Into: `blr`, it shows code in assembly. (See [Stage 3 – Debug in RAM](#), for more information.)

### 9.2.4. Stage 3 – Debug in RAM

- Set PIC load address as `0xFFFFFFFF7FFB0020`, using Debugger Shell command `setpicloadaddr 0xFFFFFFFF7FFB0020`. (See [How to calculate PIC load address](#), for more information.)

Figure 87. Debugger shell view



- Debug until U-Boot code is copied from NAND to RAM and control is transferred to it.
  - Run to Line: `board_init_r` and do Step Into.



Figure 88. File editor

```

621 /*
622 * This is the next part if the initialization sequence: we are now
623 * running from RAM and have a "normal" C environment, i. e. global
624 * data can be written, BSS has been cleared, the stack size in not
625 * that critical any more, etc.
626 */
627 void board_init_r(gd_t *id, ulong dest_addr)
628 {
629     bd_t *bd;
630     ulong malloc_start;
631
632     #ifndef CONFIG_SYS_NO_FLASH
633     ulong flash_size;
634     #endif
635
636     gd = id; /* initialize RAM version of global data */
637     bd = gd->bd;
638
639     gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
640
641     /* The Malloc area is immediately below the monitor copy in DRAM */
642     malloc_start = dest_addr - TOTAL_MALLOC_LEN;
    
```

b) Step Into: main\_loop() function.

Figure 89. File editor

```

1048     do_mdm_init = gd->do_mdm_init;
1049 }
1050 #endif
1051 #endif
1052
1053 /* Initialization complete - start the monitor */
1054
1055 /* main_loop() can return to retry autoboot, if so just run it again. */
1056 for (;;) {
1057     WATCHDOG_RESET();
1058     main_loop();
1059 }
1060
1061 /* NOTREACHED - no way out of command loop except booting */
1062 }
1063
1064 void hang(void)
1065 {
1066     puts("### ERROR ### Please RESET the board ###\n");
1067     show_boot_progress(-30);
1068     for (;;)
1069 ;
    
```

## 10. Debugging U-Boot from SPI/SD/MMC for e500mc

Booting from SPI and SD/MMC are similar, the only difference between these is, how the final image is build. This chapter provides steps for SPI U-Boot debugging.


### 10.1. Debugging environment

Given below is the setup used for U-Boot debugging on e500mc core:

1. Compiled U-Boot for SPI FLASH target.
2. Flash U-Boot on the target board. (For more information, see Chapter 7.6.1.1 Using the Boot Format Tool, of Targeting PA Processor.pdf)
3. Switches set for SPI boot. (See SDK documentation, for more information on how to set switches.)
4. Latest release of CodeWarrior IDE.
5. P3041\_uboot\_36.tcl initialization file.
6. USB TAP or other probe.



Figure 92. Reset dialog




**NOTE** If **Reset Failed** error appears go to **Debug Configurations**, edit **Target settings connection**, and then go to **Advanced** tab, select **Reset delay (ms)** and set the value to 2000.

### 10.2.2. Stage 1 – Debug SPI until U-Boot relocated to DDR’s higher address

1. Reset PIC load address, using Debugger Shell command `setpicloadaddr reset`.
2. Source code location is asked by CodeWarrior.

Figure 93. Debug view



3. After the path is specified, source will be in CodeWarrior.

**Figure 94. File editor**

```

1  .section .resetvec,"ax"
2  b_start_e500
3
    
```

4. Now debugging (step, run, or breakpoint) can be done until U-Boot code will be relocated to the higher address of DDR.

a) Step Into:

**Figure 95. File editor**

```

79  */
80
81  .section .bootpg,"ax"
82  .globl _start_e500
83
84  _start_e500:
85  /* Enable debug exception */
86  li r1,MSR_DE
87  mtmsr r1
88
89  #if defined(CONFIG_SECURE_BOOT) && defined(CONFIG_E500MC)
90  /* ISBC uses L2 as stack.
91  * Disable L2 cache here so that u-boot can enable it later
92  * as part of it's normal flow
93  */
94
95  /* Check if L2 is enabled */
96  mfspr r3, SPRN_L2CSR0
97  lis r2, L2CSR0_L2E@h
98  ori r2, r2, L2CSR0_L2E@l
99  and. r4, r3, r2
100 beq l2_disabled
    
```

b) Run to Line: board\_ini\_f and do Step Into.

**Figure 96. File editor**

```

362 unsigned long logbuffer_base(void)
363 {
364     return CONFIG_SYS_SDRAM_BASE + get_effective_memsz() - LOGBUFF_LEN;
365 }
366 #endif
367
368 void board_init_f(ulong bootflag)
369 {
370     bd_t *bd;
371     ulong len, addr, addr_sp;
372     ulong *s;
373     gd_t *id;
374     init_fnc_t **init_fnc_ptr;
375
376 #ifndef CONFIG_PRAM
377     ulong reg;
378 #endif
379
380     /* Pointer is writable since we allocated a register for it */
381     gd = (gd_t *) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_GBL_DATA_OFFSET);
382     /* compiler optimization barrier needed for GCC >= 3.4 */
383     asm __volatile__ (":::"memory");
    
```

c) Run to Line: `relocate_code` and do Step Into.

Figure 97. File editor

```

1352 * r3 = dest
1353 * r4 = src
1354 * r5 = length in bytes
1355 * r6 = cachelinesize
1356 */
1357 .globl relocate_code
1358 relocate_code:
1359 mr r1,r3 /* Set new stack pointer */
1360 mr r9,r4 /* Save copy of Init Data pointer */
1361 mr r10,r5 /* Save copy of Destination Address */
1362
1363 GET_GOT
1364 mr r3,r5 /* Destination Address */
1365 lis r4,CONFIG_SYS_MONITOR_BASE@h /* Source Address */
1366 ori r4,r4,CONFIG_SYS_MONITOR_BASE@l
1367 lwr r5,GOT(__init_end)
1368 sub r5,r5,r4
1369 li r6,CONFIG_SYS_CACHELINE_SIZE /* Cache Line Size */
1370
1371 /*
1372 * Fix GOT pointer:
1373

```

d) In file `start.S`, last instruction before moving to DDR’s higher address is `relocate_code`.

Figure 98. File editor

```

1447 #endif
1448 /*
1449 * Re-point the IVPR at RAM
1450 */
1451 mtspr IVPR,r10
1452
1453 mtlr r0
1454 blr /* NEVER RETURNS! */
1455 .globl in_ram
1456 in_ram:
1457
1458 /*
1459 * Relocation function, r12 point to got2+0x8000
1460 *
1461 * Adjust got2 pointers, no need to check for 0, this code
1462 * already puts a few entries in the table.
1463 */
1464 li r0,__got2_entries@sectoff@l
1465 la r3,GOT(_GOT2_TABLE_)
1466 lwr r11,GOT(_GOT2_TABLE_)
1467 mtctr r0
1468 sub r11,r3,r11


```

e) Step Into: `blr`, it shows code in assembly. (See [Stage 2 – Debug SPI in DDR’s higher address](#), for more information.)

### 10.2.3. Stage 2 – Debug SPI in DDR’s higher address


1. Set PIC load address as `0xffffffffff7ffb0020` using Debugger Shell command `setpicloadaddr 0xffffffffff7ffb0020`. (See [How to calculate PIC load address](#), for more information.)

Figure 99. Debugger shell view




2. Run to Line: board\_init\_r and do Step Into.

Figure 100. File editor



3. Run to Line: main\_loop( ).

Figure 101. File editor



# 11. How to calculate PIC load address

To set the PIC load address, apply this formula:

PIC address = Runtime symbol address (RAM symbol address in our case)  
 - Compile time symbol address

After Step Into: *blr*, in Debugger Shell perform these operations:

1. `%>setpicloadaddr 0x0`: It tells the debugger that the main executables are loaded at 0x0.


---

**NOTE** This is not the same as `setpicloadaddr reset` command, which tells the debugger that the main executables are loaded at the address set in the ELF.

---


2. `%>bp -hw in_ram`: It shows the compile time symbol address.

Figure 102. Debugger shell view



3. Calculate the difference between PC address (single step after *blr* instruction) and compile time symbol address.

Figure 103. Disassembly view



PIC address = 0X7FF315B8 (PC address) - 0x000015B8 (in\_ram break point address) = 0x7FF30000.



## 12. Troubleshooting Tips

This section explains:

- [Selecting the correct breakpoint type](#)
- [Risky memory maps](#)
- [Setting multiple hardware breakpoints](#)
- [Skipping U-Boot stages effectively](#)
- [Setting correct absolute addresses](#)
- [Secure Boot and U-Boot debug](#)

### 12.1. Selecting the correct breakpoint type

To avoid issues with incorrect interpretation of memory access during the various U-Boot stages, ensure you use hardware breakpoints only when you have successfully reached the first breakpoint in RAM. The debugger tries to do modify the target memory map and breakpoints, but you can avoid risks by sticking to hardware breakpoints during initial bring-up.

### 12.2. Risky memory maps

Some SoCs do not provide access to invalid memory ranges and get locked due to unfinished transactions. In such cases, the debug session needs to be restarted. When performing early U-Boot, consider the following points:

- Do not open the **Memory** or **Memory Browser** views for ranges that are not actually readable yet and do not leave them open if you know that the next reset will render them inaccessible.
- For U-Boot debug, your debugger `init` script should be nearly empty, but it should contain at least a `reg sp=1` line. This prohibits the debugger in the very early stages from trying to show a stack back trace that causes invalid accesses, if there is no stack yet.

### 12.3. Setting multiple hardware breakpoints

The number of active hardware breakpoints is limited, but you can use the **Breakpoints** view to disable those that are not relevant right now and then add more. This way you can create a library of breakpoints that persists across project debug cycles. Whenever you need a specific one, you can enable it and disable others to stay within the limits of the available hardware breakpoints. Also remember that the debugger requires a free hardware breakpoint to do specific operations like `step over`. To avoid error messages, monitor how many hardware breakpoints you have enabled at a specific point of time.

### 12.4. Skipping U-Boot stages effectively

Remember that `setpicloadaddr` automatically relocates all active source related breakpoints to the space where a PIC executable is loaded. This means that you can pick a specific breakpoint from your library of source related hardware breakpoints and use `setpicloadaddr` to instantiate it for an appropriate stage of U-Boot debug. For example, if you have determined that U-Boot will relocate to `0x7ff30000` in RAM, run the following sequence:

1. reset hard
2. `%>bp -hw in_ram`: Assuming this breakpoint is not yet enabled in your **Breakpoints** view.
3. `%>setpicloadaddr 0x7ff30000`: It instantiates the hardware breakpoint at the right address. Check the **Breakpoints** view.
4. `%>go`: It runs through all the various memory map changes and stops on `in_ram` breakpoint in RAM.

Similarly, you can go straight to `board_init_f` breakpoint:

1. reset hard
2. `%>bp -hw board_init_f`: Assuming that this breakpoint is not yet enabled in your **Breakpoints** view.
3. `%>setpicloadaddr reset`: For a NOR flash setup, `board_init_f` runs in the address range to which U-Boot was linked to. So, reset is ok.
4. `%>go`: It runs through all the various memory map changes and stops on `board_init_f` breakpoint in NOR.

## 12.5. Setting correct absolute addresses

Absolute hex addresses shown in this application note for the `setpicloadaddr` command or breakpoint operations are common for Freescale provided setups. For example, a 512KB U-Boot starts in NOR flash at `0xffff80000` and is linked to `0xeff80000`. Relocation to RAM is based on RAM sizes. All these perceived absolute values can change depending on the U-Boot size and configuration. So, if your U-Boot configuration differs from the one shown, adjust the addresses used appropriately. Go manually from one debugging stage to another debugging stage during debug, and you will see to what extent addresses may be different for your setup. Then you will know all the required values for subsequent runs.

## 12.6. Secure Boot and U-Boot debug

When using Secure Boot, remember that ESBC starts at a different virtual address as configured using CSF after ISBC has verified it, and not from `0xfffffffffc`. If you try to debug U-Boot without considering this, the debugger shows you the ESBC code starting at `0xfffffffffc` when it is internally executing an invisible ROM ISBC at those addresses. This shows a discrepancy in the assembly code and execution behavior. If by using CSF you get, for example, `0xcfffffffcc` as ESBC entry vector, then set an initial hardware breakpoint on the ESBC entry and adjust the source mapping with `setpicloadaddr` appropriately. Then run from the original reset vector to your breakpoint and skip the invisible ISBC from ROM completely. This procedure can also be entered into lines of a debugger initialization files so that ISBC is automatically skipped when you start debugging ESBC.



**How to Reach Us:**

**Home Page:**  
www.freescale.com

**E-mail:**  
support@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2014.