

HCS12 D-Family Compatibility Considerations

by: Joachim Krücken
TSPG MCU Design
Munich, Germany

1 Introduction

During the development of the HCS12 Family a lot of attention was paid to make the devices compatible to each other as much as possible.

The purpose of this document is to describe differences amongst the family members. It is not intended to replace the specification of the devices. Also hints are given to gain full binary compatibility of Software developed on an umbrella (larger device) to the smaller production device. The following areas are covered:

1. Memory scheme and paging
2. Peripherals
 - a) Which devices contain which peripherals
 - b) Address space of the register map
 - c) interrupt vectors
3. Pin locations and functionality

Contents

1	Introduction	1
2	Memory Layout	2
2.1	Register Space	3
2.2	RAM	3
2.3	EEPROM	4
2.4	Flash/ROM	5
2.5	External Address Space	16
2.6	Example 1	16
2.7	Example 2	17
3	Peripherals	18
3.1	Register Differences	21
4	I/O Port Compatibility Considerations	22
4.1	PIM Differences	22
4.2	80 Pin Package Pitfalls	22

2 Memory Layout

Table 1 gives a first overview of the memory sizes of the various devices.

Table 1. Memory Sizes by Device

Device	Flash	RAM	EEPROM
Dx512	512K	14K	4K
Dx256	256K	12K	4K
Dx128	128K	8K	2K
Dx64	64K	4K	1K
Dx32	32K	2K	1K

A total of 5 registers determine the size (MEMSIZ0, MEMSIZ1) and location of the Register space, RAM, EEPROM and Flash/ROM (INITRG, INITRM, INITEE). If memory blocks are mapped to the same addresses, the priority is Register, RAM, EEPROM, Flash/ROM from top to bottom. Figure 1 shows the first one of two registers.

Device	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	reg_sw0	0	eep_sw1	eep_sw0	0	ram_sw2	ram_sw1	ram_sw0
Dx512	0	0	1	0	0	1	1	0
Dx256	0	0	1	0	0	1	0	1
Dx128	0	0	0	1	0	0	1	1
Dx64	0	0	0	1	0	0	0	1
Dx32 ¹	0	0	0	1	0	0	0	0

Figure 1. MEMSIZ0 (Base+\$1C) Read-Only Register

¹ The D32 uses the D64 die tested only for D32 functionality. All references to the D32 are for an actual D32 die. The PartID register should be verified for actual device.

2.1 Register Space

The register memory mapping is determined by the INITRG register shown in [Figure 2](#).

Base+\$11	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	REG14	REG13	REG12	REG11	0	0	0
Write:								
Reset:	0	0	0	0	0	0	0	0

Figure 2. INITRG Register

The register space size is determined by the MEMSIZ0 register (\$1C) bit regsw0 and hard coded for each device.

Table 2. Register Space Memory Mapping out of Reset

reg_sw0	Size	Begin Address	End Address	Map Boundary
1	2K	\$0000	\$07FF	2K (Lower 32K)
0	1K	\$0000	\$03FF	2K (Lower 32K)

2.2 RAM

The RAM memory mapping is determined by the INITRM register shown in [Figure 3](#).

Base+\$10	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	RAM15	RAM14	RAM13	RAM12	RAM11	0	0	RAMHAL
Write:								
Reset:	0	0	0	0	1	0	0	1

Figure 3. INITRM Register

Memory Layout

The RAM size is determined by the MEMSIZ0 register (\$1C) bits ram_sw2:ram_sw0 and hard coded for each device.

Table 3. RAM Memory Mapping out of Reset

ram_sw2	ram_sw1	ram_sw0	Size	Begin Address	End Address	Map Boundary
1	1	1	16K	\$0000	\$3FFF	16K
1	1	0	14K	\$0800	\$3FFF	16K H/L
1	0	1	12K	\$1000	\$3FFF	16K H/L
1	0	0	10K	\$1800	\$3FFF	16K H/L
0	1	1	8K	\$0000	\$1FFF	8K
0	1	0	6K	\$0800	\$1FFF	8K H/L
0	0	1	4K	\$0000	\$0FFF	4K
0	0	0	2K	\$0800	\$0FFF	2K ¹

¹ This setting will also be chosen for RAM sizes < 2K

The RAMHAL bit allows a non-power of 2 (14K, 12K, 10K and 6K) large RAM to be mapped to either the higher or lower end of the map. For 16K, 8K, 4K, 2K this bit is ignored. All bits in the INITRM register below the map boundary are ignored. E.g. for 10K, 12K, 14K, 16K bits RAM15:RAM14, for 8k and 6K RAM15:13, for 4K RAM15:12, and for 2K RAM15:11 are valid.

2.3 EEPROM

The EEPROM memory mapping is determined by the INITEE register shown in [Table 4](#).

Base+\$12	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	EE15	EE14	EE13	EE12	EE11	0	0	EEON
Write:								
Reset:	0	0	0	0	0	0	0	0

Figure 4. INITEE Register

The EEPROM size is determined by the MEMSIZ0 register (\$1C) bits eep_sw1:eep_sw0 and hard coded for each device.

Table 4. EEPROM Memory Mapping out of Reset

eep_sw1	eep_sw0	Size	Begin Address	End Address	Map Boundary
1	1	8K	\$0000	\$1FFF	8K
1	0	4K	\$0000	\$0FFF	4K
0	1	2K	\$0000	\$07FF	2K ¹
0	0	0	-	-	No EEPROM

¹ This setting will be chosen for all EEPROM sizes < 2K

All bits in the INITEE register below the map boundary are ignored. E.g. for 8k or 6K EE15:13, for 4K EE15:12, and for 2K EE15:11 are valid.

EEPROM blocks smaller than 2K are mapped more than once into the 2K address space. E.g. a 512Byte EEPROM mapped to \$3800 is repeated from \$3800 - \$39FF, \$3A00 - \$3BFF, \$3C00 - \$3DFF and \$3E00 - \$3FFF.

2.4 Flash/ROM

All devices of the HCS12 D-Family support paging for compatibility reasons, even the ones having <= 64K Flash memory. The page usage and memory size are determined by the MEMSIZ1 register (\$1D) bits and hard coded for each device.

Base+\$1D	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	rom_sw1	rom_sw0	0	0	0	0	pag_sw1	pag_sw0
Dx512	1	0	0	0	0	0	1	0
Dx256	1	0	0	0	0	0	0	1
Dx128	1	0	0	0	0	0	0	0
Dx64	1	0	0	0	0	0	0	0
Dx32	1	0	0	0	0	0	0	0

Figure 5. MEMSIZ1 Read-Only Register

Memory Layout

The bits shown in [Table 5](#) define which of the four 16K areas within the 16-bit address space of the HC12 are allocated to Flash/ROM

Table 5. Allocated Flash/ROM Physical Memory Space

rom_sw1	rom_sw0	Allocated Space	Comments
1	1	64K Bytes	Flash is allocated to all four 16K pages i.e. the whole 64K space ¹
1	0	48K Bytes ²	Flash is allocated to \$4000 - \$FFFF, i.e. the top three 16K pages ⁽¹⁾
0	1	16K Bytes	Flash is allocated only to the top 16K page \$C000 - \$FFFF
0	0	0K Bytes	Used only for Flash/ROM less devices.

¹ If ROMHM = 1 in the MISC register, Flash is allocated only the top two pages \$8000 - \$FFFF, and the bottom 16K is accessible only through ppage.

² The D-family devices are allocated Flash/ROM physical memory space of 48K bytes.

The bits in [Table 6](#) define how much of the 1MByte extended address space is allocated to On-Chip Flash/ROM.

Table 6. Allocated Off-Chip Memory options

pag_sw1	pag_sw0	Off-Chip Space	On-Chip Space
1	1	0K Bytes	1M Bytes
1	0	512K Bytes	512K Bytes
0	1	768K Bytes	256K Bytes
0	0	876K Bytes	128K Bytes

[Figure 7](#) summarizes the Flash allocation for all devices sorted by address range and PPAGE for each paged memory block. [Figure 6](#) illustrates the contents of the table in a graphical form. The 512KByte on the DP512 is made up out of 4 blocks with 128KBytes each, while the block size for the other derivatives is 64KBytes each. The minimum erase sector is 1024Bytes versus 512Bytes. For further details refer to the respective Flash User Guide.

Table 7. Flash Address, Page Mapping and Protected Areas

MCU Addr. Range	PPAGE	Features	Dx512	Dx256	Dx128	Dx64	Dx32
		Flash Blocks	4 (0...3) 64Kx16 each	4 (0...3) 32Kx16 each	2 (0...1) 32Kx16 each	1 32Kx16	1 16Kx16
\$C000-\$FFFF	unpaged \$3F	Block	0	0	0	0	0
		Block Relative Address	\$1C000-\$1FFFF	\$C000-\$FFFF	\$C000-\$FFFF	\$C000-\$FFFF	\$4000-\$7FFF
		Protected	\$1F800-\$1FFFF \$1F000-\$1FFFF \$1E000-\$1FFFF \$1C000-\$1FFFF	\$F800-\$FFFF \$F000-\$FFFF \$E000-\$FFFF \$C000-\$FFFF	\$F800-\$FFFF \$F000-\$FFFF \$E000-\$FFFF \$C000-\$FFFF	\$F800-\$FFFF \$F000-\$FFFF \$E000-\$FFFF \$C000-\$FFFF	\$F800-\$FFFF \$F000-\$FFFF \$E000-\$FFFF \$C000-\$FFFF
\$8000-\$BFFF	paged \$3F	Block	0	0	0	0	0
		Block Relative Address	\$1C000-\$1FFFF	\$C000-\$FFFF	\$C000-\$FFFF	\$C000-\$FFFF	\$4000-\$7FFF
		Protected	\$1B800-\$1BFFF \$1B000-\$1BFFF \$1A000-\$1BFFF \$18000-\$1BFFF	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF
\$8000-\$BFFF	paged \$3E	Block	0	0	0	0	0
		Block Relative Address	\$18000-\$1BFFF	\$8000-\$BFFF	\$8000-\$BFFF	\$8000-\$BFFF	\$0000-\$3FFF
		Protected	\$18000-\$183FF \$18000-\$187FF \$18000-\$18FFF \$18000-\$19FFF	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF
\$8000-\$BFFF	paged \$3D	Block	0	0	0	0	0
		Block Relative Address	\$14000-\$17FFF	\$4000-\$7FFF	\$4000-\$7FFF	\$4000-\$7FFF	\$4000-\$7FFF
		Protected	-	-	-	-	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF

Table 7. Flash Address, Page Mapping and Protected Areas (continued)

MCU Addr. Range	PPAGE	Features	Dx512	Dx256	Dx128	Dx64	Dx32
\$8000-\$BFFF	paged \$3C	Block	0	0	0	0	0
		Block Relative Address	\$10000-\$13FFF	\$0000-\$3FFF	\$0000-\$3FFF	\$0000-\$3FFF	\$0000-\$3FFF
		Protected	-	-	-	-	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF
\$8000-\$BFFF	paged \$3B	Block	0	1	1	0	0
		Block Relative Address	\$0C000-\$0FFFF	\$C000-\$FFFF	\$C000-\$FFFF	\$C000-\$FFFF	\$4000-\$7FFF
		Protected	-	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF
\$8000-\$BFFF	paged \$3A	Block	0	1	1	0	0
		Block Relative Address	\$08000-\$0BFFF	\$8000-\$BFFF	\$8000-\$BFFF	\$8000-\$BFFF	\$0000-\$3FFF
		Protected	-	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF
\$8000-\$BFFF	paged \$39	Block	0	1	1	0	0
		Block Relative Address	\$04000-\$07FFF	\$4000-\$7FFF	\$4000-\$7FFF	\$4000-\$7FFF	\$4000-\$7FFF
		Protected	-	-	-	-	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF

Table 7. Flash Address, Page Mapping and Protected Areas (continued)

MCU Addr. Range	PPAGE	Features	Dx512	Dx256	Dx128	Dx64	Dx32
\$8000-\$BFFF	paged \$38	Block	0	1	1	0	0
		Block Relative Address	\$00000-\$03FFF	\$0000-\$3FFF	\$0000-\$3FFF	\$0000-\$3FFF	\$0000-\$3FFF
		Protected	-	-	-	-	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF
128K Internal Address Space Boundary							
\$8000-\$BFFF	paged \$37	Block	1	2	-	-	-
		Block Relative Address	\$1C000-\$1FFFF	\$C000-\$FFFF	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	\$1B800-\$1BFFF \$1B000-\$1BFFF \$1A000-\$1BFFF \$18000-\$1BFFF	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF	-	-	-
\$8000-\$BFFF	paged \$36	Block	1	2	-	-	-
		Block Relative Address	\$18000-\$1BFFF	\$8000-\$BFFF	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	\$18000-\$183FF \$18000-\$187FF \$18000-\$18FFF \$18000-\$19FFF	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF	-	-	-
\$8000-\$BFFF	paged \$35	Block	1	2	-	-	-
		Block Relative Address	\$14000-\$17FFF	\$4000-\$7FFF	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$34	Block	1	2	-	-	-
		Block Relative Address	\$10000-\$13FFF	\$0000-\$3FFF	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-

Table 7. Flash Address, Page Mapping and Protected Areas (continued)

MCU Addr. Range	PPAGE	Features	Dx512	Dx256	Dx128	Dx64	Dx32
\$8000-\$BFFF	paged \$33	Block	1	3	-	-	-
		Block Relative Address	\$0C000-\$0FFFF	\$C000-\$FFFF	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	\$B800-\$BFFF \$B000-\$BFFF \$A000-\$BFFF \$8000-\$BFFF	-	-	-
\$8000-\$BFFF	paged \$32	Block	1	3	-	-	-
		Block Relative Address	\$08000-\$0BFFF	\$8000-\$BFFF	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	\$8000-\$81FF \$8000-\$83FF \$8000-\$87FF \$8000-\$8FFF	-	-	-
\$8000-\$BFFF	paged \$31	Block	1	3	-	-	-
		Block Relative Address	\$04000-\$07FFF	\$4000-\$7FFF	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$30	Block	1	3	-	-	-
		Block Relative Address	\$00000-\$03FFF	\$0000-\$3FFF	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
256K Internal Address Space Boundary							
\$8000-\$BFFF	paged \$2F	Block	2	-	-	-	-
		Block Relative Address	\$1C000-\$1FFFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	\$1B800-\$1BFFF \$1B000-\$1BFFF \$1A000-\$1BFFF \$18000-\$1BFFF	-	-	-	-

Table 7. Flash Address, Page Mapping and Protected Areas (continued)

MCU Addr. Range	PPAGE	Features	Dx512	Dx256	Dx128	Dx64	Dx32
\$8000-\$BFFF	paged \$2E	Block	2	-	-	-	-
		Block Relative Address	\$18000-\$1BFFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	\$18000-\$183FF \$18000-\$187FF \$18000-\$18FFF \$18000-\$19FFF	-	-	-	-
\$8000-\$BFFF	paged \$2D	Block	2	-	-	-	-
		Block Relative Address	\$14000-\$17FFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$2C	Block	2	-	-	-	-
		Block Relative Address	\$10000-\$13FFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$2B	Block	2	-	-	-	-
		Block Relative Address	\$0C000-\$0FFFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$2A	Block	2	-	-	-	-
		Block Relative Address	\$08000-\$0BFFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$29	Block	2	-	-	-	-
		Block Relative Address	\$04000-\$07FFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-

Table 7. Flash Address, Page Mapping and Protected Areas (continued)

MCU Addr. Range	PPAGE	Features	Dx512	Dx256	Dx128	Dx64	Dx32
\$8000-\$BFFF	paged \$28	Block	2	-	-	-	-
		Block Relative Address	\$00000-\$03FFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$27	Block	3	-	-	-	-
		Block Relative Address	\$1C000-\$1FFFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	\$1B800-\$1BFFF \$1B000-\$1BFFF \$1A000-\$1BFFF \$18000-\$1BFFF	-	-	-	-
\$8000-\$BFFF	paged \$26	Block	3	-	-	-	-
		Block Relative Address	\$18000-\$1BFFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	\$18000-\$183FF \$18000-\$187FF \$18000-\$18FFF \$18000-\$19FFF	-	-	-	-
\$8000-\$BFFF	paged \$25	Block	3	-	-	-	-
		Block Relative Address	\$14000-\$17FFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$24	Block	3	-	-	-	-
		Block Relative Address	\$10000-\$13FFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-

Table 7. Flash Address, Page Mapping and Protected Areas (continued)

MCU Addr. Range	PPAGE	Features	Dx512	Dx256	Dx128	Dx64	Dx32
\$8000-\$BFFF	paged \$23	Block	3	-	-	-	-
		Block Relative Address	\$0C000-\$0FFFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$22	Block	3	-	-	-	-
		Block Relative Address	\$08000-\$0BFFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$21	Block	3	-	-	-	-
		Block Relative Address	\$04000-\$07FFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
\$8000-\$BFFF	paged \$20	Block	3	-	-	-	-
		Block Relative Address	\$00000-\$03FFF	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes
		Protected	-	-	-	-	-
512K Internal Address Space Boundary							
\$8000-\$BFFF	paged \$00 ... \$1F	512KByte external space	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes	external in expanded modes

Table 7. Flash Address, Page Mapping and Protected Areas (continued)

MCU Addr. Range	PPAGE	Features	Dx512	Dx256	Dx128	Dx64	Dx32
\$4000-\$7FFF	unpaged \$3E	Block	0	0	0	0	0
		Block Relative Address	\$8000-\$BFFF	\$8000-\$BFFF	\$8000-\$BFFF	\$8000-\$BFFF	\$0000-\$3FFF
		Protected	\$4000-\$41FF \$4000-\$43FF \$4000-\$47FF \$4000-\$4FFF	\$4000-\$41FF \$4000-\$43FF \$4000-\$47FF \$4000-\$4FFF	\$4000-\$41FF \$4000-\$43FF \$4000-\$47FF \$4000-\$4FFF	\$4000-\$41FF \$4000-\$43FF \$4000-\$47FF \$4000-\$4FFF	\$4000-\$41FF \$4000-\$43FF \$4000-\$47FF \$4000-\$4FFF
\$0000-\$3FFF	unpaged \$3D	Block	-	-	-	-	-
		Block Relative Address	-	-	-	-	-
		Protected	-	-	-	-	-

2.4.1 Remarks

- If ROMHM = 1 all Flash is removed from address range \$0000 - \$7FFF, and accessible only through the ppage window.
- When developing for a device with 32K Byte Flash using non-banked memory model, the PPAGE register should be written to \$3E to map the \$3E page into the \$8000 - \$BFFF address range.




Figure 6. Flash Layout

2.5 External Address Space

All derivatives offer in expanded modes an external address space in the 16k page starting at \$8000 with a corresponded setting of the PPAGE register. Another unpagged memory area from \$4000 - \$7FFF can be freed up by setting the ROMHM=1 bit. A third option for a smaller window is the free space in the bottom 16k page. Depending on the device the register space might need remapping or setting the ROMHM bit.

2.6 Example 1

In this example the register space is always located at \$0000, and the RAM space grows downward from \$3FFF. Allocating the registers in the direct page is very common for I/O intensive programs making use of the faster access. The recommended initialization is:

```
initrg = 0x00;  
initrm = 0x39;  
initee = 0x09;
```

This will map any RAM independent of its size such that its top address is located at \$3FFF (usually the STACK location). The variables can then start at, for example \$3800, if the final target is a device using 2K bytes of RAM. The EEPROM would be always reach to \$0FFF, having the protection and reserved locations from \$0FF0 - \$0FFF independent of the EEPROM size. In case of a 4K block only the top 3K are accessible. If full 4K EEPROM is required, the registers can be mapped on top of RAM or into the 16k page starting at \$4000. This layout is shown also in [Figure 7](#).




Figure 7. Example 1 Layout

Remark: Depending on the amount of EEPROM required for the Dx512 device it might be an option to map the EEPROM to address \$4000 to use fully the 4K byte offering.

2.7 Example 2

In this example the RAM is located at \$0000 and grows towards higher addresses. This configuration is often used in highly computing intensive programs allocating the variables in the direct page.

```

initrg = 0x30;
initrm = 0x00;
initee = 0x39;
    
```

The register space is allocated at \$3000 right after the 12K maximum RAM space. Variables can be configured to start at \$0000 with the stack growing downward from \$07FF for a part with 2K RAM. The EEPROM is aligned to the top at \$3FFF having the protection and reserved locations from \$3FF0 - \$3FFF independent of the EEPROM size. In case of a 4K block only the top 3K are accessible. If full 4K EEPROM is required, the registers can be mapped on top of RAM or into the 16k page starting at \$4000. This layout is shown also in [Figure 8](#).

Peripherals




Figure 8. Example 2 Layout

Remark: The layout shown above utilizes 13K of RAM, so other options might be considered.

3 Peripherals

Figure 8 shows the various configurations available on the various devices of the D-Family. All address locations of the peripheral modules are consistent across the D-Family. For derivatives, unimplemented peripherals are disabled out of reset and should not be written to.

Table 8. Peripherals by Device sorted by Device Types¹

	Pins	CAN0	CAN1	CAN2	CAN3	CAN4	J1850	IIC	SCI0	SCI1	SPI0	SPI1	SPI2	Byteflight	ATD0	ATD1	PWM	Timer ²
9S12DP512	112	X	X	X	X	X	X	X	X	X	X	X	X		X	X	8	E
9S12DT512	112	X	X			X		X	X	X	X	X	X		X	X	8	E
9S12DJ512	112	X				X	X	X	X	X	X	X	X		X	X	8	E
9S12DP256	112	X	X	X	X	X	X	X	X	X	X	X	X		X	X	8	E
9S12DT256	112	X	X			X		X	X	X	X	X	X		X	X	8	E
9S12DG256	112	X				X		X	X	X	X	X	X		X	X	8	E
9S12DJ256	112	X				X	X	X	X	X	X	X	X		X	X	8	E
9S12DJ256	80	X				X	X	X	X	X	X	X	X		X		7	E
9S12DT128	112	X	X			X		X	X	X	X	X			X	X	8	E
9S12DG128	112	X				X		X	X	X	X	X			X	X	8	E
9S12DJ128	112	X				X	X	X	X	X	X	X			X	X	8	E
9S12DB128	112	X				X			X	X	X	X		X	X	X	7	E
9S12DG128	80	X				X		X	X	X	X	X			X		X	E
9S12DJ128	80	X				X	X	X	X	X	X	X			X		7	E
9S12DB128	80	X							X	X	X	X		X	X		7	E
9S12D64	112	X						X	X	X	X				X	X	8	E
9S12DJ64	112	X					X	X	X	X	X				X	X	8	E
9S12D64	80	X						X	X	X	X				X		7	E
9S12DJ64	80	X					X	X	X	X	X				X		7	E
9S12D32	80	X							X	X	X				X		7	E

¹ Shaded boxes indicate unimplemented peripheral on derivatives.

² "E" denotes "Enhanced Capture Timer".

Table 9 shows the differences in the memory map across the members of the D-Family. All unimplemented peripherals read \$0000.

NOTE

All devices mentioned in Section Table 8., "Peripherals by Device sorted by Device Types" will be supported by four different dies (9S12DP512, 9S12DPT56, 9S12DGB128, and 9S12DJ64) with a super set of features.

Table 9. HCS12 Register Memory Map Differences

Address	Module ¹	9S12DP512	9S12DT256	9S12DTG128	9S12DJ64	9S12D32
\$00E0 - \$00E7	Inter IC Bus	X	X	X	X	
\$00E8 - \$00EF	Byte Data Link Controller (BDLC)	X	X	X	X	
\$00F0 - \$00F7	Serial Peripheral Interface (SPI1)	X	X	X		
\$00F8 - \$00FF	Serial Peripheral Interface (SPI2)	X	X			
\$0120 - \$013F	Analog to Digital 10-bit 8 channels (ATD1)	X	X	X	X	
\$0180 - \$01BF	CAN (CAN1)	X	X	X		
\$01C0 - \$01FF	CAN (CAN2)	X	X			
\$0200 - \$023F	CAN (CAN3)	X	X			
\$0240 - \$027F	Port Integration Module (PIM) ²	X	X	X	X	X
\$0280 - \$02BF	CAN (CAN4)	X	X	X		
\$0300 - \$035F	Byteflight (BF)			X		

¹ Not all features are available in some of the 80 Pin packages.

² The Port Integration modules differ from each other but are upwards compatible.

Table 10 shows the differences in the allocation of peripheral interrupts. Vector locations are the same across all D-family devices. The inputs for peripheral modules not on the device, it is tied to ground so that no interrupts for those vectors can occur.

Table 10. Interrupt Vector Location Differences

Vector Address	Interrupt Source	9S12DP512	9S12DP256	9S12DTB128	9S12DJ64	9S12D32
\$FFD0, \$FFD1	ATD 1	X	X	X	X	
\$FFCE, \$FFCF	Port J	X	X	X	X	X
\$FFCC, \$FFCD	Port H	X	X	X	X	
\$FFC2, \$FFC3	BDLC	X	X	X	X	
\$FFC0, \$FFC1	IIC Bus	X	X	X	X	
\$FFBE, \$FFBF	SPI1	X	X	X		
\$FFBC, \$FFBD	SPI2	X	X			
\$FFAE, \$FFAF	CAN 1 wake-up	X	X	X		
\$FFAC, \$FFAD	CAN 1 errors	X	X	X		
\$FFAA, \$FFAB	CAN 1 receive	X	X	X		
\$FFA8, \$FFA9	CAN 1 transmit	X	X	X		
\$FFA6, \$FFA7	MSCAN 2 wake-up	X	X			
	Byteflight General	X		X		
\$FFA4, \$FFA5	CAN 2 errors	X	X			
	Byteflight Synchronize	X		X		
\$FFA2, \$FFA3	CAN 2 receive	X	X			
	Byteflight Receive	X		X		
\$FFA0, \$FFA1	CAN 2 transmit	X	X			
	Byteflight Receive FIFO	X		X		
\$FF9E, \$FF9F	CAN 3 wake-up	X	X			
\$FF9C, \$FF9D	CAN 3 errors	X	X			
\$FF9A, \$FF9B	CAN 3 receive	X	X			
\$FF98, \$FF99	CAN 3 transmit	X	X			
\$FF96, \$FF97	CAN 4 wake-up	X	X	X	X	
\$FF94, \$FF95	CAN 4 errors	X	X	X	X	
\$FF92, \$FF93	CAN 4 receive	X	X	X	X	
\$FF90, \$FF91	CAN 4 transmit	X	X	X	X	

3.1 Register Differences

The following read-only registers differ on any device, since they identify the device itself. PARTIDH, PARTIDL, MEMSIZ1, MEMSIZ0. If 100% binary code should be developed, the programmer has to take care on this.

4 I/O Port Compatibility Considerations

This chapter discusses the **differences** in the Port Integration Module (PIM) Module Routing Register (MODRR) and the missing pins in 80 pin packages.

4.1 PIM Differences

Because the parts have a different set of peripherals, some minor differences in the PIM must be considered.

The most important register affected by changes is the module routing register shown in [Figure 9](#).

Device	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		MODRR6	MODRR5	MODRR4	MODRR3	MODRR2	MODRR1	MODRR0
Dx512	0	X	X	X	X	X	X	X
Dx256	0	X	X	X	X	X	X	X
Dx128	0	0	X	X	X	X	X	X
Dx64	0	0	0	X	0	0	X	X
Dx32	0	0	0	X	0	0	X	X

Figure 9. Module Routing Register (Base+\$257)

- MODRR6: Associated with SPI2. Available only on devices supporting SPI2
- MODRR5: Associated with SPI1. Available only on devices supporting SPI1
- MODRR4: Associated with SPI0. Available only on devices supporting SPI0. On devices supporting only 80 pin packages (D32) the SPI0. Available only on port M5:2 if the MODRR4 bit is set. This ensures backwards compatibility with family members supporting 112 pin as well as 80 pin packages.
- MODRR[3:2]: Available only on devices supporting CAN4 module.


NOTE

Writing to unused bits will have no effect. Those bits will stick to “0”.


4.2 80 Pin Package Pitfalls

In the 80 QFP package several things need to be considered to avoid problems with floating pins etc. For the D-family devices, one die supports the 112 pin as well as the 80 pin package for each device. This means that the PIM module registers of non bonded pins are available on those chips. When developing for 80 pin packages using a 112 pin capable umbrella part several control registers must be written to avoid internally floating pins.

The DB128 bond-out differs from all other 80 Pin bond-outs as shown in [Figure 10](#).



Pin Out All D-Family Members except DB128



Pin Out 9S12DB128 in 80 Pin

Figure 10. Bond-out 9S12Dx vs. 9S12DB128

Table 11. 80 Pin Package Bond-out Summary

Ports	DP256/DTB128/D64	DB128-80 Pin	D32 ¹
Port H	Not bonded	Not Bonded	Not on Silicon
Port J[1:0]	Not bonded	Not Bonded	Not on Silicon
Port J[7:6]	X	Not bonded	X
Port K7, [5:0]	Not bonded	Not bonded	Not bonded
Port M[7:6]	Not bonded	X	Not on Silicon
Port M[1:0]	Not bonded	Not bonded	X
Port PP6	Not bonded	Not bonded	Not on Silicon
Port S[7:4]	Not bonded	X	Not on Silicon
Port S[3:2]	X	Not bonded	X
PAD[15:8]	Not bonded	Not bonded	Not on Silicon

¹ Note: The D32 currently uses the D64 die. This table indicates an actual D32 die.

For non-bonded ports the software has to assure that the internal inputs do not float. Address locations for ports shown as “Not on Silicon” read back as “0”.

4.2.1 Port H

In order to avoid floating nodes the ports should be either configured as outputs by setting the data direction register (DDRH at Base+\$0261) to \$FF, or enabling the pull resistors by writing a \$FF to the pull enable register (PERH at Base+\$0264).

4.2.2 Port J

Port J pull-up resistors are enabled out of reset on all four pins (7:6 and 1:0). Therefore, care must be taken not to disable the pull enables by clearing the PERJ at Base+\$026C bits J7:6 and J1:0.

4.2.3 Port K

Because port K is integral part of the core, the relevant registers are also available on the devices supporting only 80 pin packages (Dx32). Port K pull-up resistors are enabled out of reset, i.e. Bit 7 = PUKE = 1 in the register PUCR at Base+\$000C. Therefore care must be taken not to clear this bit.

4.2.4 Port M

Because all pins and register bits of Port M are available on all chips, PM7:6 respectively, PM1:0 must be configured as outputs or their pull resistors must be enabled to avoid floating inputs.

4.2.5 Port P

Port PP6 is not bonded out in the 80 pin packages. Port PP6 must be configured as output or its pull resistor must be enabled to avoid a floating input.

4.2.6 Port S

Because all pins and register bits of Port S are available on all chips, PS7:4 respectively, PS3:2 must be configured as outputs or their pull resistors must be enabled to avoid floating inputs.

4.2.7 ATD1

The pins PAD08-PAD15 associated with ATD1 are not available in the 80 pin package. On the devices supporting only 80 pin packages (Dx32) ATD1 is not available on silicon and register addresses \$120 - \$13F read "0". Out of reset the ATD is disabled preventing current flows in the pins. Do not modify the ATD1 registers.

THIS PAGE IS INTENTIONALLY BLANK

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.