

Advance Information

MPC859TTS/D
Rev. 1.2, 4/2003

MPC859P/859T/859DSL
PowerQUICC™
Family Technical Summary



This document provides an overview of the MPC859P/859T/859DSL PowerQUICC™ Family, describing major functions and features. The MPC859P/859T/859DSL PowerQUICC Family contains a PowerPC™ processor core. The topics covered include:

| Section | Page |
|---|-------------|
| Section 1.1, “Features” | 2 |
| Section 1.2, “Embedded MPC8xx Core” | 6 |
| Section 1.3, “System Interface Unit (SIU)” | 7 |
| Section 1.4, “PCMCIA Controller” | 8 |
| Section 1.5, “Power Management” | 8 |
| Section 1.6, “Communications Processor Module (CPM)” | 8 |
| Section 1.7, “ATM Capabilities” | 8 |
| Section 1.8, “Differences between MPC859P/859T and MPC859DSL” | 9 |
| Section 1.9, “Document Revision History” | 9 |

The MPC859P/859T/859DSL PowerQUICC Family is a 0.18 micron version of the MPC860 PowerQUICC Family and can operate up to 133 MHz on the MPC8xx Core with a 66 MHz external bus. The MPC866 Family has a 1.8 V core and has a 3.3 V I/O operation with 5 V TTL compatibility. The MPC859P/859T/859DSL Integrated Communications Controller Family is a versatile one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications. It particularly excels in both communications and networking systems.

The MPC859P/859T/859DSL Family is a PowerPC architecture-based derivative of Motorola’s MPC860 Quad Integrated Communications Controller (PowerQUICC). The CPU on the MPC859P/859T/859DSL is the MPC8xx core, a 32-bit microprocessor which implements the PowerPC architecture, incorporating memory management units (MMUs) and instruction and data caches. The MPC859P is mainly described in this document.

Table 1 shows the functionality supported by the members of the MPC859P family:

Table 1. MPC859T Family

| Part | Cache | | Ethernet | | SCC | ATM Support |
|-----------|-------------------|------------|----------|--------|-----|---------------------------------|
| | Instruction Cache | Data Cache | 10Base T | 10/100 | | |
| MPC859P | 16 Kbyte | 8 Kbyte | 1 | 1 | 1 | Serial ATM and UTOPIA Interface |
| MPC859T | 4 Kbyte | 4 Kbyte | 1 | 1 | 1 | Serial ATM and UTOPIA Interface |
| MPC859DSL | 4 Kbyte | 4 Kbyte | 1 | 1 | 1 | Serial ATM and UTOPIA Interface |

1.1 Features

The following list summarizes the key MPC859P/859T/859DSL Family features:

- Embedded MPC8xx core up to 133 MHz
- Maximum frequency operation of the external bus is 66 MHz
 - The 133MHz/100MHz core frequencies support 2:1 mode only
 - The 50MHz/66MHz core frequencies support both 1:1 and 2:1 modes
- Single-issue, 32-bit core (compatible with the PowerPC architecture definition) with 32, 32-bit general-purpose registers (GPRs)
 - The core performs branch prediction with conditional prefetch, without conditional execution
 - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1).
 - 16-Kbyte instruction cache (MPC859P) is four-way, set-associative with 256 sets; 4-Kbyte instruction cache (MPC859T and MPC859DSL) is two-way, set-associative with 128 sets.
 - 8-Kbyte data cache (MPC859P) is two-way, set-associative with 256 sets; 4-Kbyte data cache (MPC859T and MPC859DSL) is two-way, set-associative with 128 sets.
 - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
 - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
 - MMUs with 32-entry TLB, fully associative instruction and data TLBs
 - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
- The MPC859P/859T/859DSL Family provides enhanced ATM functionality as found on the MPC866. The MPC859P/859T/859DSL adds major new features available in “enhanced SAR” (ESAR) mode, including the following:
 - Improved operation, administration and maintenance (OAM) support
 - OAM performance monitoring (PM) support
 - Multiple APC priority levels available to support a range of traffic pace requirements
 - Port-to-port switching capability without the need for RAM-based microcode
 - Simultaneous MII (100Base-T) and UTOPIA (half-duplex) capability
 - Optional statistical cell counters per PHY


- UTOPIA level 2 compliant interface with added FIFO buffering to reduce the total cell transmission time. (The earlier UTOPIA level 1 specification is also supported.)
- Multi-PHY support on the MPC859P and MPC859T (Four PHY Support on the MPC859DSL)
- Parameter RAM for both SPI and I²C can be relocated without RAM-based microcode
- Supports full-duplex UTOPIA both master (ATM side) and slave (PHY side) operation using a “split” bus
- AAL2/VBR functionality is ROM-resident
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- 32 address lines
- Memory controller (eight banks)
 - Contains complete dynamic RAM (DRAM) controller
 - Each bank can be a chip select or $\overline{\text{RAS}}$ to support a DRAM bank
 - Up to 30 wait states programmable per memory bank
 - Glueless interface to DRAM, SIMMS, SRAM, EPROMs, flash EPROMs, and other memory devices
 - DRAM controller programmable to support most size and speed memory interfaces
 - Four $\overline{\text{CAS}}$ lines, four $\overline{\text{WE}}$ lines, one $\overline{\text{OE}}$ line
 - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
 - Variable block sizes (32 Kbyte–256 Mbyte)
 - Selectable write protection
 - On-chip bus arbitration logic
- General-purpose timers
 - Four 16-bit timers or two 32-bit timers
 - Gate mode can enable/disable counting
 - Interrupt can be masked on reference match and event capture
- Fast Ethernet controller (FEC)
 - Simultaneous MII (100Base-T) and UTOPIA operation when using the UTOPIA multiplexed bus.
- System integration unit (SIU)
 - Bus monitor
 - Software watchdog
 - Periodic interrupt timer (PIT)
 - Clock synthesizer
 - Decrementer and time base
 - Reset controller
 - IEEE 1149.1 test access port (JTAG)
- Interrupts
 - Seven external interrupt request (IRQ) lines
 - 12 port pins with interrupt capability
 - 20 internal interrupt sources
 - Programmable priority between SCCs

Features

- Programmable highest priority request
- Communications processor module (CPM)
 - RISC controller
 - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
 - Supports continuous mode transmission and reception on all serial channels
 - 8-Kbytes of dual-port RAM
 - 10 serial DMA (SDMA) channels on the MPC859P and the MPC859T. Eight serial DMA (SDMA) channels on the MPC859DSL.
 - Three parallel I/O registers with open-drain capability
- Four baud rate generators
 - Independent (can be connected to an SCC or SMC)
 - Allow changes during operation
 - Autobaud support option
- The MPC859T has one SCC (serial communication controller) (On the MPC859DSL, Ethernet is the only functionality of this SCC)
 - Serial ATM capability
 - Ethernet/IEEE 802.3 supporting full 10-Mbps operation
 - HDLC/SDLC
 - HDLC bus (implements an HDLC-based local area network (LAN))
 - Asynchronous HDLC to support PPP (point-to-point protocol)
 - AppleTalk
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Serial infrared (IrDA)
 - Binary synchronous communication (BISYNC)
 - Totally transparent (bit streams)
 - Totally transparent (frame based with optional cyclic redundancy check (CRC))
- Two SMCs (serial management channels)
 - UART. The MPC859DSL contains only one SMC to implement UART.
 - Transparent
 - General circuit interface (GCI) controller
 - Can be connected to the time-division multiplexed (TDM) channel
- One SPI (serial peripheral interface)
 - Supports master and slave modes
- Supports multimaster operation on the same bus
 - One I²C (inter-integrated circuit) port
 - Supports master and slave modes
 - Multiple-master environment support
- Time-slot assigner (TSA) (There is no TSA on the MPC859DSL)
 - Allows SCC and SMCs to run in multiplexed and/or non-multiplexed operation

- Supports T1, CEPT, PCM highway, user defined
- 1- or 8-bit resolution
- Allows independent transmit and receive routing, frame synchronization, clocking
- Allows dynamic changes
- Can be internally connected to three serial channels (one SCC and two SMCs)
- Parallel interface port (PIP)
- Centronics interface support
- Supports fast connection between compatible ports on MPC859P/859T or other MPC8xx devices.
- PCMCIA interface
 - Master (socket) interface, release 2.1 compliant
 - Supports two independent PCMCIA sockets. The MPC859DSL supports only one PCMCIA socket (on Port B).
 - 8 memory or I/O windows supported
- Debug interface
 - Eight comparators: four operate on instruction address, two operate on data address, and two operate on data
 - Supports conditions: = ≠ < >
 - Each watchpoint can generate a break point internally
- Normal High and Normal Low Power Modes to conserve power
- 1.8 V Core and 3.3 V I/O operation with 5-V TTL compatibility
- 357-pin ball grid array (BGA) package

The MPC859P/859T/859DSL Family is comprised of three modules that each use the 32-bit internal bus: the MPC8xx core, the system integration unit (SIU), and the communication processor module (CPM). The MPC859P/859T/859DSL block diagram is shown in Figure 1.



1 The MPC859P has a 16 Kbyte Instruction Cache and a 8 Kbyte Data Cache.
 2 The MPC859DSL does not contain SMC2 nor the Time Slot Assigner, and provides eight SDMA controllers.

Figure 1. MPC859P/859T/859DSL Block Diagram

1.2 Embedded MPC8xx Core

The MPC859P/859T/859DSL Family integrates an embedded MPC8xx core with high-performance, low-power peripherals to extend the Motorola data communications family of embedded processors farther into high-end communications and networking products.

The core is compliant with the UISA (user instruction set architecture) portion of the PowerPC architecture. It has an integer unit (IU) and a load/store unit (LSU) that execute all integer and load/store operations in hardware. The core supports integer operations on a 32-bit internal data path and 32-bit arithmetic hardware. The core interface to the internal and external buses is 32 bits.

The IU uses 32, 32-bit GPRs for source and target operands. Typically, it can execute one integer instruction each clock cycle. Each element in the integer block is clocked only when valid data is in the data queue and is ready for operation. This holds power consumption of the device to the absolute minimum.

The core is integrated with MMUs as well as instruction and data caches. Each MMU provides a 32-entry, fully associative instruction and data TLB, with multiple page sizes of 4, 16, 512, and 256 Kbytes and 8 Mbytes. It supports 16 virtual address spaces with 8 protection groups. Three special scratch registers support software table search and update operations.

The instruction cache is four-way, set associative with physical addressing. It allows single-cycle access on hits with no added latency for misses. It has four words per block, supporting a four-beat burst line fill using an LRU (least recently used) replacement algorithm. The cache can be locked on a per cache block basis for application-critical routines.

The data cache is two-way, set associative with physical addressing. It allows single-cycle accesses on hits with one added clock latency for misses. It has four words per cache block, supporting burst line fill using LRU replacement. The cache can be locked on a per block basis for application critical routines. The data cache can be programmed through the MMU to support copy-back or write-through. Cache-inhibit mode can be programmed per MMU page.

The debug interface provides debug capabilities without degrading operation speed. This interface supports six watchpoint pins that are used to detect software events. Four of its eight internal comparators operate on the effective address on the address bus, two operate on the effective address on the data address bus, and two operate on the data bus. The core can make =, ≠, <, and > comparisons to generate watchpoints. Each watchpoint can then generate a break point that can be configured to trigger in a programmable number of events.

1.3 System Interface Unit (SIU)

The SIU on the MPC859P/859T/859DSL Family integrates general-purpose features useful in almost any 32-bit processor system. Dynamic bus sizing allows 8-, 16-, and 32-bit peripherals and memory to exist in the 32-bit system bus mode.

The SIU also provides power management functions, reset control, decrementer, and timebase.

The memory controller supports up to eight memory banks with glueless interfaces to DRAM, SRAM, SSRAM, EPROM, Flash EPROM, SDRAM, EDO, and other peripherals with 2-clock-cycle access to external SRAM and bursting support. It provides variable block sizes from 32 Kbytes to 256 Mbytes. The memory controller provides 0–30 wait states for each memory bank and can use address type matching to qualify each memory bank access. It provides four byte-enable signals, an output-enable signal, and a boot chip select available at reset.

The DRAM interface supports port sizes of 8, 16, and 32 bits. Memory banks can be defined in depths of 256 or 512 Kbytes or 1, 2, 4, 8, 16, 32, or 64 Mbytes for all port sizes. The memory depth can be 64 and 128 Kbytes for 8-bit memory or 128 and 256 Mbytes for 32-bit memory. The DRAM controller supports page-mode access for successive transfers within bursts. The MPC859P/859T/859DSL supports a glueless interface to one bank of DRAM while external buffers are required for additional memory banks. The refresh unit provides $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$, a programmable refresh timer, refresh active during external reset, disable refresh mode, and stacking up to 7 refresh cycles. The DRAM interface uses a programmable state machine to support almost any memory interface.

1.4 PCMCIA Controller

The PCMCIA interface is a master (socket) controller and is compliant with release 2.1. The interface supports up to two independent PCMCIA sockets requiring only external transceivers/buffers. The interface provides eight memory or I/O windows where each window can be allocated to a particular socket. If only one PCMCIA port is used, the unused port may be used as general-purpose input with interrupt capability. On the MPC859DSL, PCMCIA support is provided on Port B only.

1.5 Power Management

The MPC859P/859T/859DSL Family supports two power management features including Normal High and Normal Low Power Modes. Full on mode leaves the MPC8 processor fully powered with all internal units operating at the full processor speed. A gear mode is determined by a clock divider, allowing the operating system to reduce the processor's operational frequency and operate in Normal Low Mode.

1.6 Communications Processor Module (CPM)

The MPC859P/859T/859DSL Family is the next generation MPC8xx family of devices. Like its predecessor it implements a dual-processor architecture, which provides both a high-performance, general-purpose processor for application programming use as well as a special-purpose communication processor (CPM) uniquely designed for communications applications.

The CPM contains features that, like its predecessor, allow the MPC859P/859T/859DSL Family to excel in communications and networking products. These features are grouped as follows:

- Communications processor (CP)
- Ten independent DMA (SDMA) controllers on the MPC859T; eight independent DMA (SDMA) controllers on the MPC859DSL
- Four general-purpose timers

The CP provides the communication features of the MPC859P/859T/859DSL. Included are a RISC processor, one serial communication controller (SCC1), two serial management controllers (SMCs), a serial peripheral interface (SPI), an I²C interface, 8 Kbytes of dual-port RAM, an interrupt controller, a time-slot assigner, three parallel ports, a parallel interface port, four independent baud rate generators, and ten serial DMA channels to support the SCC, SMCs, SPI, and I²C.

The SDMAs provide two channels of general-purpose DMA capability for each communications channel. They offer high-speed transfers, 32-bit data movement, buffer chaining, and independent request and acknowledge logic.

The four general-purpose timers on the CPM are identical to the timers found on all of the MPC8xx devices, and supporting the internal cascading of two timers to form a 32-bit timer.

1.7 ATM Capabilities

The MPC859P/859T/859DSL Family can be used as an adaptable ATM controller suited for a variety of applications, including the following:

- DSLAM Line Cards
- Access Concentrators
- LAN/WAN Switches

- Hubs/Gateways
- PBX Systems
- Wireless Base Stations

1.8 Differences between MPC859P/859T and MPC859DSL

MPC859P/859T

- All functionality described in this document applies to the MPC859T including 10/100 Ethernet, ATM, UTOPIA Level 2 Multi-PHY, and multi-channel HDLC support

MPC859DSL

- No TSA
- SCC1 only supports Ethernet
- One SMC (SMC1) for UART
- One PCMCIA socket (Port B)
- Supports up to 4 UTOPIA Level 2 PHY addresses

1.9 Document Revision History

Table 2 provides a revision history for this technical summary.

Table 2. Revision History

| Revision | Date | Change |
|----------|---------|--|
| 0 | 10/2002 | Initial document |
| 1 | 11/2002 | Took out the low power modes |
| 1.1 | 11/2002 | Corrected MPC857DSL support to SMC1 |
| 1.2 | 4/2003 | Made a few grammatical changes and added the MPC859P |



THIS PAGE INTENTIONALLY LEFT BLANK

Freescale Semiconductor, Inc.



THIS PAGE INTENTIONALLY LEFT BLANK

Freescale Semiconductor, Inc.

HOW TO REACH US:**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1-480-768-2130
(800) 521-6274

JAPAN:

Motorola Japan Ltd.
SPS, Technical Information Center
3-20-1, Minami-Azabu Minato-ku
Tokyo 106-8573 Japan
81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.
Silicon Harbour Centre, 2 Dai King Street
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334

TECHNICAL INFORMATION CENTER:

(800) 521-6274

HOME PAGE:

www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein.

Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2003

MPC859TTS/D

**For More Information On This Product,
Go to: www.freescale.com**