

# **SmartDSP Operating System API Reference Manual**

Document Number: CWSCSDOSAPIRM  
Nov 2015







# Contents

## Chapter 1 Introduction

## Chapter 2 Kernel

<b>2.1</b>	<b>Overview</b>	<b>3</b>
<b>2.2</b>	<b>SmartDSP OS Initialization</b>	<b>3</b>
2.2.1	Overview	3
2.2.2	Data Structure Documentation	4
2.2.2.1	struct os_mem_heap_t	4
2.2.3	Function Documentation	4
2.2.3.1	osInitializeKernel	4
2.2.3.2	osActivate	5
2.2.3.3	osArchInitialize	5
2.2.3.4	osArchDevicesInitialize	6
2.2.3.5	osMemInitialize	6
2.2.3.6	osMemLocalInitialize	6
2.2.3.7	osMemSharedInitialize	7
2.2.3.8	osHwiInitialize	7
2.2.3.9	osTickInitialize	8
2.2.3.10	osTickStart	8
2.2.3.11	osSwiInitialize	8
2.2.3.12	osTimerInitialize	9
2.2.3.13	osHwTimerInitialize	9
2.2.3.14	osMessageInitialize	9
2.2.3.15	osMultiCoreSyncInitialize	10
2.2.3.16	sysInit	10
2.2.3.17	osQueueInitialize	10
2.2.3.18	osFrameInitialize	11
2.2.3.19	osCioInitialize	11
2.2.3.20	osBioInitialize	11
2.2.3.21	osSioInitialize	12
2.2.3.22	osCopInitialize	12

Section number	Title	Page
2.2.3.23	osDmaInitialize . . . . .	12
2.2.3.24	osHwWatchdogsInit . . . . .	13
2.2.3.25	osEventsInitialize . . . . .	13
2.2.3.26	osTasksInitialize . . . . .	13
2.2.3.27	osLogInitialize . . . . .	14
2.2.4	B4860 Initialization API . . . . .	14
2.2.4.1	Overview . . . . .	14
2.2.4.2	Data Structure Documentation . . . . .	15
2.2.4.2.1	union platform_init_params_t . . . . .	15
2.2.4.2.1.1	Field Documentation . . . . .	15
2.2.4.2.1.1.1	__pad0__ . . . . .	15
2.2.4.2.1.1.2	ge . . . . .	15
2.2.4.2.1.1.3	ice . . . . .	15
2.2.4.2.1.1.4	dce . . . . .	15
2.2.4.2.1.1.5	__pad1__ . . . . .	16
2.2.4.2.1.1.6	soee . . . . .	16
2.2.4.2.1.1.7	vccc . . . . .	16
2.2.4.2.1.1.8	vcee . . . . .	16
2.2.4.2.1.1.9	__pad2__ . . . . .	16
2.2.4.2.1.1.10	mpe . . . . .	16
2.2.4.2.1.1.11	ate . . . . .	16
2.2.4.2.1.1.12	eccee . . . . .	16
2.2.4.2.1.1.13	__pad3__ . . . . .	16
2.2.4.2.1.1.14	m_cr . . . . .	17
2.2.4.3	Function Documentation . . . . .	17
2.2.4.3.1	b4860GetCoreInformation . . . . .	17
2.2.4.3.2	b4860Initialize . . . . .	17
2.2.4.3.3	b4860HetBspStubInitialize . . . . .	18
2.2.4.3.4	b4860HetBootInitialize . . . . .	18
2.2.4.3.5	b4860HetInitialize . . . . .	18
2.2.4.3.6	b4420HssiLanesPowerDown . . . . .	19
<b>2.3</b>	<b>HAL-Hardware Abstraction Layers . . . . .</b>	<b>19</b>
2.3.1	Overview . . . . .	19
2.3.2	BIO-Buffered I/O Module API . . . . .	19
2.3.2.1	Overview . . . . .	19
2.3.2.2	Data Structure Documentation . . . . .	20
2.3.2.2.1	struct bio_dev_open_params_t . . . . .	20
2.3.2.2.1.1	Field Documentation . . . . .	21
2.3.2.2.1.1.1	common_pool . . . . .	21
2.3.2.2.1.1.2	lld_params . . . . .	21
2.3.2.2.2	struct bio_ch_open_params_t . . . . .	21
2.3.2.2.2.1	Field Documentation . . . . .	21
2.3.2.2.2.1.1	channel_num . . . . .	21
2.3.2.2.2.1.2	callback . . . . .	21

Section number	Title	Page
2.3.2.2.2.1.3	<a href="#">cb_parameter</a>	22
2.3.2.2.2.1.4	<a href="#">frames_pool</a>	22
2.3.2.2.2.1.5	<a href="#">buffers_pool</a>	22
2.3.2.2.2.1.6	<a href="#">lld_params</a>	22
2.3.2.2.3	<a href="#">struct bio_channel_t</a>	22
2.3.2.2.3.1	Field Documentation	22
2.3.2.2.3.1.1	<a href="#">status</a>	22
2.3.2.2.3.1.2	<a href="#">callback</a>	22
2.3.2.2.3.1.3	<a href="#">cb_parameter</a>	23
2.3.2.2.3.1.4	<a href="#">lld_ch</a>	23
2.3.2.2.3.1.5	<a href="#">bio_interf</a>	23
2.3.2.2.3.1.6	<a href="#">channel_type</a>	23
2.3.2.2.3.1.7	<a href="#">frames_queue</a>	23
2.3.2.2.3.1.8	<a href="#">frames_pool</a>	23
2.3.2.2.3.1.9	<a href="#">buffers_pool</a>	23
2.3.2.2.3.1.10	<a href="#">buffers_queue</a>	23
2.3.2.2.3.1.11	<a href="#">f_RxFrameBuild</a>	23
2.3.2.2.4	<a href="#">struct bio_interface_stat_t</a>	23
2.3.2.2.4.1	Field Documentation	24
2.3.2.2.4.1.1	<a href="#">rx_frames</a>	24
2.3.2.2.4.1.2	<a href="#">rx_bytes</a>	24
2.3.2.2.4.1.3	<a href="#">tx_frames</a>	24
2.3.2.2.4.1.4	<a href="#">tx_bytes</a>	24
2.3.2.2.4.1.5	<a href="#">tx_errors</a>	24
2.3.2.2.4.1.6	<a href="#">rx_errors</a>	24
2.3.2.2.4.1.7	<a href="#">interface_speed</a>	24
2.3.2.2.4.1.8	<a href="#">is_promisc</a>	24
2.3.2.3	Macro Definition Documentation	24
2.3.2.3.1	<a href="#">BIO_READ</a>	24
2.3.2.3.2	<a href="#">BIO_WRITE</a>	24
2.3.2.3.3	<a href="#">BIO_ACTIVE</a>	25
2.3.2.3.4	<a href="#">BIO_LLD_COMMAND</a>	25
2.3.2.3.5	<a href="#">BIO_COMMAND_WRITE</a>	25
2.3.2.3.6	<a href="#">BIO_COMMAND_READ</a>	25
2.3.2.3.7	<a href="#">BIO_CHANNEL_TX_ENABLE</a>	25
2.3.2.3.8	<a href="#">BIO_CHANNEL_RX_ENABLE</a>	25
2.3.2.3.9	<a href="#">BIO_CHANNEL_TX_DISABLE</a>	25
2.3.2.3.10	<a href="#">BIO_CHANNEL_RX_DISABLE</a>	25
2.3.2.3.11	<a href="#">BIO_CHANNEL_STAT_GET</a>	25
2.3.2.3.12	<a href="#">BIO_CHANNEL_RX_ADD_ID</a>	26
2.3.2.3.13	<a href="#">BIO_CHANNEL_RX_REMOVE_ID</a>	26
2.3.2.3.14	<a href="#">BIO_CHANNEL_RX_PHYS_LLD_ADDR_ADD</a>	26
2.3.2.3.15	<a href="#">BIO_CHANNEL_RX_PHYS_LLD_ADDR_REMOVE</a>	26
2.3.2.3.16	<a href="#">BIO_DEVICE_TX_ENABLE</a>	26
2.3.2.3.17	<a href="#">BIO_DEVICE_RX_ENABLE</a>	26

Section number	Title	Page
2.3.2.3.18	BIO_DEVICE_TX_DISABLE . . . . .	26
2.3.2.3.19	BIO_DEVICE_RX_DISABLE . . . . .	26
2.3.2.3.20	BIO_DEVICE_RESET . . . . .	26
2.3.2.3.21	BIO_DEVICE_SUPPORT_MULTIBUFFER . . . . .	27
2.3.2.3.22	BIO_DEVICE_STAT_GET . . . . .	27
2.3.2.3.23	BIO_REMOVE_BUFFER . . . . .	27
2.3.2.4	Typedef Documentation . . . . .	27
2.3.2.4.1	bio_dev_handle . . . . .	27
2.3.2.5	BIO Initialization API . . . . .	27
2.3.2.5.1	Overview . . . . .	27
2.3.2.5.2	Function Documentation . . . . .	27
2.3.2.5.2.1	osBioDeviceOpen . . . . .	27
2.3.2.5.2.2	osBioChannelOpen . . . . .	28
2.3.2.5.2.3	osBioChannelClose . . . . .	28
2.3.2.6	BIO Runtime API . . . . .	29
2.3.2.6.1	Overview . . . . .	29
2.3.2.6.2	Function Documentation . . . . .	29
2.3.2.6.2.1	osBioChannelTx . . . . .	29
2.3.2.6.2.2	osBioChannelRx . . . . .	30
2.3.2.6.2.3	osBioDeviceCtrl . . . . .	31
2.3.2.6.2.4	osBioChannelCtrl . . . . .	31
2.3.3	COP-Co-Processor Module API . . . . .	32
2.3.3.1	Overview . . . . .	32
2.3.3.2	Data Structure Documentation . . . . .	33
2.3.3.2.1	struct cop_job_handle . . . . .	33
2.3.3.2.1.1	Field Documentation . . . . .	33
2.3.3.2.1.1.1	job_id . . . . .	33
2.3.3.2.1.1.2	device_specific . . . . .	34
2.3.3.2.1.1.3	next . . . . .	34
2.3.3.2.2	struct cop_dev_open_params_t . . . . .	34
2.3.3.2.2.1	Field Documentation . . . . .	34
2.3.3.2.2.1.1	dispatch_callback . . . . .	34
2.3.3.2.2.1.2	error_callback . . . . .	34
2.3.3.2.2.1.3	lld_params . . . . .	34
2.3.3.2.2.1.4	max_num_of_channels . . . . .	34
2.3.3.2.3	struct cop_ch_open_params_t . . . . .	34
2.3.3.2.3.1	Field Documentation . . . . .	35
2.3.3.2.3.1.1	channel_num . . . . .	35
2.3.3.2.3.1.2	num_jobs . . . . .	35
2.3.3.2.3.1.3	callback_parameter . . . . .	35
2.3.3.2.3.1.4	error_callback_parameter . . . . .	35
2.3.3.2.3.1.5	lld_params . . . . .	35
2.3.3.2.3.1.6	heap . . . . .	35
2.3.3.2.4	struct cop_interface_stat_t . . . . .	35
2.3.3.2.4.1	Field Documentation . . . . .	35

Section number	Title	Page
2.3.3.2.4.1.1	dispatched_jobs . . . . .	35
2.3.3.2.4.1.2	reaped_jobs . . . . .	36
2.3.3.2.4.1.3	failed_jobs . . . . .	36
2.3.3.3	Macro Definition Documentation	36
2.3.3.3.1	MAX_NUM_OF_CHANNELS . . . . .	36
2.3.3.3.2	COP_CH_REAP . . . . .	36
2.3.3.3.3	COP_CH_DISPATCH . . . . .	36
2.3.3.3.4	COP_CH_SHARED_DELETED . . . . .	36
2.3.3.3.5	COP_LLD_COMMAND . . . . .	36
2.3.3.3.6	COP_NON_BLOCKING_COMMAND . . . . .	36
2.3.3.3.7	COP_CHANNEL_DISABLE . . . . .	36
2.3.3.3.8	COP_CHANNEL_ENABLE . . . . .	36
2.3.3.3.9	COP_CHANNEL_STAT_GET . . . . .	37
2.3.3.3.10	COP_CHANNEL_POLL . . . . .	37
2.3.3.3.11	COP_DEVICE_RESET . . . . .	37
2.3.3.3.12	COP_DEVICE_STAT_GET . . . . .	37
2.3.3.3.13	COP_DEVICE_DISPATCHER_SET . . . . .	37
2.3.3.3.14	COP_DEVICE_ISR_SET . . . . .	37
2.3.3.3.15	COP_CHANNEL_CALLBACK_SET . . . . .	37
2.3.3.3.16	COP_CHANNEL_CALLBACK_REMOVE . . . . .	37
2.3.3.4	Typedef Documentation . . . . .	38
2.3.3.4.1	cop_dev_handle . . . . .	38
2.3.3.4.2	cop_job_id . . . . .	38
2.3.3.4.3	os_cop_callback . . . . .	38
2.3.3.4.4	os_cop_error . . . . .	38
2.3.3.4.5	cop_channel_t . . . . .	38
2.3.3.5	COP Initialization API . . . . .	38
2.3.3.5.1	Overview . . . . .	38
2.3.3.5.2	Function Documentation . . . . .	39
2.3.3.5.2.1	osCopDeviceOpen . . . . .	39
2.3.3.5.2.2	osCopDeviceClose . . . . .	39
2.3.3.5.2.3	osCopChannelOpen . . . . .	39
2.3.3.5.2.4	osCopSharedChannelOpen . . . . .	40
2.3.3.5.2.5	osCopChannelClose . . . . .	41
2.3.3.5.2.6	osCopSharedChannelClose . . . . .	42
2.3.3.6	COP Runtime API . . . . .	42
2.3.3.6.1	Overview . . . . .	42
2.3.3.6.2	Function Documentation . . . . .	42
2.3.3.6.2.1	osCopDeviceCtrl . . . . .	42
2.3.3.6.2.2	osCopChannelCtrl . . . . .	44
2.3.3.6.2.3	osCopChannelDispatch . . . . .	44
2.3.4	CIO-Character I/O Module API . . . . .	45
2.3.4.1	Overview . . . . .	45
2.3.4.2	Data Structure Documentation . . . . .	46
2.3.4.2.1	struct cio_ch_open_params_t . . . . .	46

Section number	Title	Page
2.3.4.2.1.1	Field Documentation . . . . .	46
2.3.4.2.1.1.1	channel_num . . . . .	46
2.3.4.2.1.1.2	data_base . . . . .	47
2.3.4.2.1.1.3	data_size . . . . .	47
2.3.4.2.1.1.4	lld_params . . . . .	47
2.3.4.2.1.1.5	cb_tx_rx . . . . .	47
2.3.4.2.1.1.6	cb_parameter . . . . .	47
2.3.4.2.2	struct cio_channel_t . . . . .	47
2.3.4.2.2.1	Field Documentation . . . . .	48
2.3.4.2.2.1.1	status . . . . .	48
2.3.4.2.2.1.2	data_base . . . . .	48
2.3.4.2.2.1.3	data_end . . . . .	48
2.3.4.2.2.1.4	data_current . . . . .	48
2.3.4.2.2.1.5	data_current_free . . . . .	48
2.3.4.2.2.1.6	data_next . . . . .	48
2.3.4.2.2.1.7	cb_parameter . . . . .	48
2.3.4.2.2.1.8	borrow_right . . . . .	48
2.3.4.2.2.1.9	available_size . . . . .	48
2.3.4.2.2.1.10	max_size . . . . .	48
2.3.4.2.2.1.11	cb_tx_rx . . . . .	48
2.3.4.2.2.1.12	lld_ch . . . . .	48
2.3.4.2.2.1.13	cio_interf . . . . .	49
2.3.4.2.2.1.14	channel_type . . . . .	49
2.3.4.3	Macro Definition Documentation . . . . .	49
2.3.4.3.1	CIO_READ . . . . .	49
2.3.4.3.2	CIO_WRITE . . . . .	49
2.3.4.3.3	CIO_ACTIVE . . . . .	49
2.3.4.3.4	CIO_LLD_COMMAND . . . . .	49
2.3.4.3.5	CIO_COMMAND_WRITE . . . . .	49
2.3.4.3.6	CIO_COMMAND_READ . . . . .	49
2.3.4.3.7	CIO_CHANNEL_TX_ENABLE . . . . .	49
2.3.4.3.8	CIO_CHANNEL_RX_ENABLE . . . . .	50
2.3.4.3.9	CIO_CHANNEL_TX_DISABLE . . . . .	50
2.3.4.3.10	CIO_CHANNEL_RX_DISABLE . . . . .	50
2.3.4.3.11	CIO_DEVICE_TX_ENABLE . . . . .	50
2.3.4.3.12	CIO_DEVICE_RX_ENABLE . . . . .	50
2.3.4.3.13	CIO_DEVICE_TX_DISABLE . . . . .	50
2.3.4.3.14	CIO_DEVICE_RX_DISABLE . . . . .	50
2.3.4.4	Typedef Documentation . . . . .	50
2.3.4.4.1	cio_dev_handle . . . . .	50
2.3.4.5	CIO Initialization API . . . . .	51
2.3.4.5.1	Overview . . . . .	51
2.3.4.5.2	Function Documentation . . . . .	51
2.3.4.5.2.1	osCioDeviceOpen . . . . .	51
2.3.4.5.2.2	osCioChannelOpen . . . . .	51

Section number	Title	Page
2.3.4.5.2.3	osCioChannelClose . . . . .	52
2.3.4.6	CIO Runtime API . . . . .	52
2.3.4.6.1	Overview . . . . .	52
2.3.4.6.2	Function Documentation . . . . .	52
2.3.4.6.2.1	osCioChannelBufferGet . . . . .	52
2.3.4.6.2.2	osCioChannelTxBufferPut . . . . .	54
2.3.4.6.2.3	osCioChannelRxBufferGet . . . . .	54
2.3.4.6.2.4	osCioChannelRxBufferFree . . . . .	55
2.3.4.6.2.5	osCioDeviceCtrl . . . . .	55
2.3.4.6.2.6	osCioChannelCtrl . . . . .	55
2.3.5	SIO-Synchronized I/O Module API . . . . .	56
2.3.5.1	Overview . . . . .	56
2.3.5.2	Data Structure Documentation . . . . .	57
2.3.5.2.1	struct sio_dev_open_params_t . . . . .	57
2.3.5.2.1.1	Field Documentation . . . . .	58
2.3.5.2.1.1.1	rx_callback . . . . .	58
2.3.5.2.1.1.2	rx_callback_parameter . . . . .	58
2.3.5.2.1.1.3	tx_callback . . . . .	58
2.3.5.2.1.1.4	tx_callback_parameter . . . . .	58
2.3.5.2.1.1.5	error_callback . . . . .	58
2.3.5.2.1.1.6	lld_params . . . . .	58
2.3.5.2.2	struct sio_ch_open_params_t . . . . .	58
2.3.5.2.2.1	Field Documentation . . . . .	58
2.3.5.2.2.1.1	channel_num . . . . .	58
2.3.5.2.2.1.2	callback_parameter . . . . .	59
2.3.5.2.2.1.3	num_of_buffers . . . . .	59
2.3.5.2.2.1.4	buffer_size . . . . .	59
2.3.5.2.2.1.5	buffer_data_size . . . . .	59
2.3.5.2.2.1.6	num_of_channel_buffers . . . . .	59
2.3.5.2.2.1.7	channel_buffers_base . . . . .	59
2.3.5.2.2.1.8	lld_params . . . . .	59
2.3.5.2.3	struct sio_channel_t . . . . .	59
2.3.5.2.3.1	Field Documentation . . . . .	60
2.3.5.2.3.1.1	sio_interf . . . . .	60
2.3.5.2.3.1.2	callback_parameter . . . . .	60
2.3.5.2.3.1.3	status . . . . .	60
2.3.5.2.3.1.4	mode . . . . .	60
2.3.5.2.3.1.5	num_of_buffers . . . . .	60
2.3.5.2.3.1.6	buffer_size . . . . .	60
2.3.5.2.3.1.7	buffer_data_size . . . . .	60
2.3.5.2.3.1.8	channel_buffers_base . . . . .	60
2.3.5.2.3.1.9	first_driver_buffer . . . . .	60
2.3.5.2.3.1.10	last_driver_buffer . . . . .	60
2.3.5.2.3.1.11	lld_channel . . . . .	61
2.3.5.2.3.1.12	next . . . . .	61

Section number	Title	Page
2.3.5.2.3.1.13	application_buffer . . . . .	61
2.3.5.3	Macro Definition Documentation . . . . .	61
2.3.5.3.1	SIO_READ . . . . .	61
2.3.5.3.2	SIO_WRITE . . . . .	61
2.3.5.3.3	SIO_ACTIVE . . . . .	61
2.3.5.3.4	SIO_LLD_COMMAND . . . . .	61
2.3.5.3.5	SIO_COMMAND_WRITE . . . . .	61
2.3.5.3.6	SIO_COMMAND_READ . . . . .	61
2.3.5.3.7	SIO_CHANNEL_TX_ENABLE . . . . .	61
2.3.5.3.8	SIO_CHANNEL_RX_ENABLE . . . . .	62
2.3.5.3.9	SIO_CHANNEL_TX_DISABLE . . . . .	62
2.3.5.3.10	SIO_CHANNEL_RX_DISABLE . . . . .	62
2.3.5.3.11	SIO_DEVICE_TX_ENABLE . . . . .	62
2.3.5.3.12	SIO_DEVICE_RX_ENABLE . . . . .	62
2.3.5.3.13	SIO_DEVICE_RX_TX_ENABLE . . . . .	62
2.3.5.3.14	SIO_DEVICE_TX_DISABLE . . . . .	62
2.3.5.3.15	SIO_DEVICE_RX_DISABLE . . . . .	62
2.3.5.3.16	SIO_DEVICE_RX_INTERRUPT_STATUS . . . . .	63
2.3.5.4	Typedef Documentation . . . . .	63
2.3.5.4.1	sio_dev_handle . . . . .	63
2.3.5.5	SIO Initialization API . . . . .	63
2.3.5.5.1	Overview . . . . .	63
2.3.5.5.2	Function Documentation . . . . .	63
2.3.5.5.2.1	osSioDeviceOpen . . . . .	63
2.3.5.5.2.2	osSioChannelOpen . . . . .	64
2.3.5.5.2.3	osSioChannelClose . . . . .	64
2.3.5.6	SIO Runtime API . . . . .	64
2.3.5.6.1	Overview . . . . .	64
2.3.5.6.2	Function Documentation . . . . .	65
2.3.5.6.2.1	osSioDeviceCtrl . . . . .	65
2.3.5.6.2.2	osSioChannelCtrl . . . . .	65
2.3.5.6.2.3	osSioBufferGet . . . . .	66
2.3.5.6.2.4	osSioBufferPut . . . . .	67
<b>2.4</b>	<b>System Memory Management . . . . .</b>	<b>67</b>
2.4.1	Overview . . . . .	67
2.4.2	Data Structure Documentation . . . . .	70
2.4.2.1	struct os_mem_part_t . . . . .	70
2.4.2.1.1	Field Documentation . . . . .	71
2.4.2.1.1.1	guard . . . . .	71
2.4.2.1.1.2	array_addr . . . . .	71
2.4.2.1.1.3	curr_index . . . . .	71
2.4.2.1.1.4	block_size . . . . .	71
2.4.2.1.1.5	shared . . . . .	71
2.4.2.1.1.6	buffer_offset . . . . .	71

Section number	Title	Page
2.4.3	Macro Definition Documentation . . . . .	71
2.4.3.1	OFFSET_0_BYT <sub>E</sub> S . . . . .	71
2.4.3.2	OFFSET_2_BYT <sub>E</sub> S . . . . .	71
2.4.3.3	OFFSET_4_BYT <sub>E</sub> S . . . . .	71
2.4.3.4	OFFSET_8_BYT <sub>E</sub> S . . . . .	71
2.4.3.5	OFFSET_16_BYT <sub>E</sub> S . . . . .	72
2.4.3.6	OFFSET_32_BYT <sub>E</sub> S . . . . .	72
2.4.3.7	OFFSET_64_BYT <sub>E</sub> S . . . . .	72
2.4.3.8	OFFSET_128_BYT <sub>E</sub> S . . . . .	72
2.4.3.9	OFFSET_256_BYT <sub>E</sub> S . . . . .	72
2.4.3.10	OFFSET_512_BYT <sub>E</sub> S . . . . .	72
2.4.3.11	OFFSET_1024_BYT <sub>E</sub> S . . . . .	72
2.4.3.12	OFFSET_2048_BYT <sub>E</sub> S . . . . .	72
2.4.3.13	OFFSET_4096_BYT <sub>E</sub> S . . . . .	72
2.4.3.14	ALIGNED_1_BYT <sub>E</sub> S . . . . .	72
2.4.3.15	ALIGNED_2_BYT <sub>E</sub> S . . . . .	73
2.4.3.16	ALIGNED_4_BYT <sub>E</sub> S . . . . .	73
2.4.3.17	ALIGNED_8_BYT <sub>E</sub> S . . . . .	73
2.4.3.18	ALIGNED_16_BYT <sub>E</sub> S . . . . .	73
2.4.3.19	ALIGNED_32_BYT <sub>E</sub> S . . . . .	73
2.4.3.20	ALIGNED_64_BYT <sub>E</sub> S . . . . .	73
2.4.3.21	ALIGNED_128_BYT <sub>E</sub> S . . . . .	73
2.4.3.22	ALIGNED_256_BYT <sub>E</sub> S . . . . .	73
2.4.3.23	ALIGNED_512_BYT <sub>E</sub> S . . . . .	73
2.4.3.24	ALIGNED_1024_BYT <sub>E</sub> S . . . . .	73
2.4.3.25	ALIGNED_2048_BYT <sub>E</sub> S . . . . .	74
2.4.3.26	ALIGNED_4096_BYT <sub>E</sub> S . . . . .	74
2.4.3.27	ALIGN_SIZE . . . . .	74
2.4.3.28	ALIGN_DOWN_SIZE . . . . .	74
2.4.3.29	ALIGNABLE_SIZE . . . . .	74
2.4.3.30	ALIGN_ADDRESS . . . . .	74
2.4.3.31	ALIGN_DOWN_ADDRESS . . . . .	74
2.4.3.32	ALIGN_DOWN_PHYS_ADDRESS . . . . .	74
2.4.3.33	IS_ALIGNED . . . . .	75
2.4.3.34	IS_COMPILER_ALIGNED . . . . .	75
2.4.3.35	MEM_PART_SIZE . . . . .	75
2.4.3.36	MEM_PART_DATA_SIZE . . . . .	75
2.4.3.37	OS_VALID_NUM_MASK . . . . .	75
2.4.3.38	OS_MEM_FLAGS_MASK . . . . .	75
2.4.3.39	OS_MEM_TYPE_MASK . . . . .	75
2.4.3.40	OS_VALID_NUM . . . . .	76
2.4.3.41	OS_SMARTDSP_HEAP . . . . .	76
2.4.3.42	OS_MEM_CACHEABLE_TYPE . . . . .	76
2.4.3.43	OS_MEM_SHARED_TYPE . . . . .	76
2.4.3.44	OS_MEM_HET_TYPE . . . . .	76

Section number	Title	Page
2.4.3.45	OS_MEM_M1_TYPE . . . . .	76
2.4.3.46	OS_MEM_M2_TYPE . . . . .	76
2.4.3.47	OS_MEM_M3_TYPE . . . . .	76
2.4.3.48	OS_MEM_DDR0_TYPE . . . . .	76
2.4.3.49	OS_MEM_DDR1_TYPE . . . . .	76
2.4.3.50	OS_MEM_QE_PRAM_TYPE . . . . .	77
2.4.3.51	OS_MEM_MAPLE_PRAM_TYPE . . . . .	77
2.4.3.52	OS_MEM_MAPLE0_BD_RING_TYPE . . . . .	77
2.4.3.53	OS_MEM_MAPLE1_BD_RING_TYPE . . . . .	77
2.4.3.54	OS_MEM_MAPLE2_BD_RING_TYPE . . . . .	77
2.4.3.55	OS_MEM_PRAM . . . . .	77
2.4.3.56	OS_MEM_DDR_LOCAL . . . . .	77
2.4.3.57	OS_MEM_DDR_SHARED . . . . .	77
2.4.3.58	OS_MEM_DDR_SHARED_CACHEABLE . . . . .	77
2.4.3.59	OS_MEM_DDR_LOCAL_NONCACHEABLE . . . . .	78
2.4.4	Enumeration Type Documentation . . . . .	78
2.4.4.1	os_mem_type . . . . .	78
2.4.5	MMU - Memory Management Unit API . . . . .	79
2.4.5.1	Overview . . . . .	79
2.4.5.2	Data Structure Documentation . . . . .	80
2.4.5.2.1	struct os_mmu_error . . . . .	80
2.4.5.2.1.1	Field Documentation . . . . .	81
2.4.5.2.1.1.1	error_address . . . . .	81
2.4.5.2.1.1.2	error_pc . . . . .	81
2.4.5.2.1.1.3	rw_access . . . . .	81
2.4.5.2.1.1.4	priviledge_level . . . . .	81
2.4.5.2.1.1.5	access_width . . . . .	81
2.4.5.3	Macro Definition Documentation . . . . .	81
2.4.5.3.1	OS_MMU_SYSTEM_CONTEXT . . . . .	81
2.4.5.4	Typedef Documentation . . . . .	81
2.4.5.4.1	os_mmu_segment_handle . . . . .	81
2.4.5.5	Enumeration Type Documentation . . . . .	81
2.4.5.5.1	mmu_memory_t . . . . .	81
2.4.5.6	Function Documentation . . . . .	82
2.4.5.6.1	osMmuDataSegmentFind . . . . .	82
2.4.5.6.2	osMmuDataSegmentCreate . . . . .	82
2.4.5.6.3	osMmuDataSegmentEnable . . . . .	83
2.4.5.6.4	osMmuDataSegmentSizeGet . . . . .	83
2.4.5.6.5	osMmuDataSegmentVirtBaseGet . . . . .	84
2.4.5.6.6	osMmuProgSegmentSizeGet . . . . .	84
2.4.5.6.7	osMmuProgSegmentVirtBaseGet . . . . .	84
2.4.5.6.8	osMmuDataVirtToPhys . . . . .	86
2.4.5.6.9	osMmuDataVirtProbe . . . . .	86
2.4.5.6.10	osMmuDataSegmentProbe . . . . .	86
2.4.5.6.11	osMmuDataNumOfSegmentsGet . . . . .	87

Section number	Title	Page
2.4.5.6.12	<a href="#">osMmuDataNumberOfUsedSegmentsGet</a>	87
2.4.5.6.13	<a href="#">osMmuDataMaxIdGet</a>	87
2.4.5.6.14	<a href="#">osMmuDataErrorDetect</a>	87
2.4.5.6.15	<a href="#">osMmuDataErrorClear</a>	88
2.4.5.7	<a href="#">Data MMU API</a>	88
2.4.5.8	<a href="#">Program MMU API</a>	88
2.4.5.8.1	<a href="#">Overview</a>	88
2.4.5.8.2	<a href="#">Function Documentation</a>	88
2.4.5.8.2.1	<a href="#">osMmuProgSegmentFind</a>	88
2.4.5.8.2.2	<a href="#">osMmuProgSegmentCreate</a>	90
2.4.5.8.2.3	<a href="#">osMmuProgSegmentEnable</a>	91
2.4.5.8.2.4	<a href="#">osMmuProgCurrentIDSet</a>	91
2.4.5.8.2.5	<a href="#">osMmuProgCurrentIDGet</a>	91
2.4.5.8.2.6	<a href="#">osMmuProgVirtToPhys</a>	91
2.4.5.8.2.7	<a href="#">osMmuProgVirtProbe</a>	92
2.4.5.8.2.8	<a href="#">osMmuProgSegmentProbe</a>	92
2.4.5.8.2.9	<a href="#">osMmuDataGetAttr</a>	92
2.4.5.8.2.10	<a href="#">osMmuProgGetAttr</a>	93
2.4.5.8.2.11	<a href="#">osMmuProgNumOfSegmentsGet</a>	93
2.4.5.8.2.12	<a href="#">osMmuProgNumOfUsedSegmentsGet</a>	93
2.4.5.8.2.13	<a href="#">osMmuProgMaxIdGet</a>	94
2.4.5.8.2.14	<a href="#">osMmuProgErrorDetect</a>	94
2.4.5.8.2.15	<a href="#">osMmuProgErrorClear</a>	94
2.4.5.8.2.16	<a href="#">osMmuDataPhysToVirtManual</a>	94
2.4.5.9	<a href="#">SC3900 MMU Initialization API</a>	95
2.4.5.9.1	<a href="#">Overview</a>	95
2.4.5.9.2	<a href="#">Data Structure Documentation</a>	95
2.4.5.9.2.1	<a href="#">union sc39xx_mmu_init_params_t</a>	95
2.4.5.9.2.1.1	<a href="#">Field Documentation</a>	95
2.4.5.9.2.1.2	gr	95
2.4.5.9.2.1.3	gp	95
2.4.5.9.2.1.4	ge	95
2.4.5.9.2.1.5	ice	96
2.4.5.9.2.1.6	dce	96
2.4.5.9.2.1.7	cvae	96
2.4.5.9.2.1.8	soee	96
2.4.5.9.2.1.9	vccc	96
2.4.5.9.2.1.10	ncee	96
2.4.5.9.2.1.11	mpe	96
2.4.5.9.2.1.12	ate	97
2.4.5.9.2.1.13	eccee	97
2.4.5.9.2.1.14	m_cr	97
2.4.5.10	<a href="#">SC3900 MMU API</a>	97
2.4.5.10.1	<a href="#">Overview</a>	97
2.4.5.10.2	<a href="#">Macro Definition Documentation</a>	100

Section number	Title	Page
2.4.5.10.2.1	MMU_FIELD_SET . . . . .	100
2.4.5.10.2.2	MMU_ATTR_FIELD_SET . . . . .	100
2.4.5.10.2.3	MMU_ATTR_FIELD_GET . . . . .	100
2.4.5.10.2.4	MMU_BIT . . . . .	100
2.4.5.10.2.5	MMU_BIT_SET . . . . .	100
2.4.5.10.2.6	MMU_ATTR_BIT_SET . . . . .	100
2.4.5.10.2.7	MMU_ATTR_BIT_GET . . . . .	100
2.4.5.10.2.8	MMU_REGA_SHIFT . . . . .	100
2.4.5.10.2.9	MMU_REGC_SHIFT . . . . .	100
2.4.5.10.2.10	MMU_MAX_TID . . . . .	100
2.4.5.10.2.11	MMU_PROG_MATT_ENABLE . . . . .	101
2.4.5.10.2.12	MMU_PROG_DEF_XPERM_SUPER . . . . .	101
2.4.5.10.2.13	MMU_PROG_DEF_XPERM_USER . . . . .	101
2.4.5.10.2.14	MMU_PROG_CACHEABLE_REGION . . . . .	101
2.4.5.10.2.15	MMU_PROG_NO_PREFETCH . . . . .	101
2.4.5.10.2.16	MMU_PROG_PREFETCH_ON_MISS . . . . .	101
2.4.5.10.2.17	MMU_PROG_PREFETCH_ANY . . . . .	101
2.4.5.10.2.18	MMU_PROG_FLEX_SEGMENT_MODEL . . . . .	101
2.4.5.10.2.19	MMU_PROG_PID . . . . .	101
2.4.5.10.2.20	MMU_PROG_L2_PARTITION_ID . . . . .	101
2.4.5.10.2.21	MMU_PROG_COHERENT . . . . .	102
2.4.5.10.2.22	MMU_DATA_MATT_ENABLE . . . . .	102
2.4.5.10.2.23	MMU_DATA_DEF_WPERM_SUPER . . . . .	102
2.4.5.10.2.24	MMU_DATA_DEF_RPERM_SUPER . . . . .	102
2.4.5.10.2.25	MMU_DATA_DEF_WPERM_USER . . . . .	102
2.4.5.10.2.26	MMU_DATA_DEF_RPERM_USER . . . . .	102
2.4.5.10.2.27	MMU_DATA_CACHEABLE_REGION . . . . .	102
2.4.5.10.2.28	MMU_DATA_WRITETHROUGH_REGION . . . . .	102
2.4.5.10.2.29	MMU_DATA_NO_PREFETCH . . . . .	102
2.4.5.10.2.30	MMU_DATA_PREFETCH_ON_MISS . . . . .	102
2.4.5.10.2.31	MMU_DATA_PREFETCH_ANY . . . . .	103
2.4.5.10.2.32	MMU_DATA_FLEX_SEGMENT_MODEL . . . . .	103
2.4.5.10.2.33	MMU_DATA_DID . . . . .	103
2.4.5.10.2.34	MMU_DATA_COHERENT . . . . .	103
2.4.5.10.2.35	MMU_DATA_PERIPHERAL . . . . .	103
2.4.5.10.2.36	MMU_DATA_GUARDED . . . . .	103
2.4.5.10.2.37	MMU_DATA_STACK_ENABLE . . . . .	103
2.4.5.10.2.38	MMU_DATA_L2_PARTITION_ID . . . . .	103
2.4.5.10.2.39	M_CR_GE . . . . .	103
2.4.5.10.2.40	M_CR_ICE . . . . .	103
2.4.5.10.2.41	M_CR_DCE . . . . .	104
2.4.5.10.2.42	M_CR_SOEE . . . . .	104
2.4.5.10.2.43	M_CR_VCCC . . . . .	104
2.4.5.10.2.44	M_CR_VCEE . . . . .	104
2.4.5.10.2.45	M_CR_MPE . . . . .	104

Section number	Title	Page
2.4.5.10.2.46	M_CR_ATE . . . . .	104
2.4.5.10.2.47	M_CR_ECCEE . . . . .	104
2.4.5.10.2.48	M_CR_CMIR . . . . .	104
2.4.5.10.2.49	M_DSR_DCCV . . . . .	104
2.4.5.10.2.50	M_DSR_DAVW . . . . .	104
2.4.5.10.2.51	M_DSR_DAVD . . . . .	104
2.4.5.10.2.52	M_DSR_DMSD . . . . .	104
2.4.5.10.2.53	M_DSR_DPV . . . . .	104
2.4.5.10.2.54	M_DSR_DNAE . . . . .	105
2.4.5.10.2.55	M_DSR_DSM . . . . .	105
2.4.5.10.2.56	M_DSR_DECC . . . . .	105
2.4.5.10.2.57	M_DSR_DRE . . . . .	105
2.4.5.10.2.58	M_DSR_DNC . . . . .	105
2.4.5.10.2.59	M_DSR_DNCC . . . . .	105
2.4.5.10.2.60	M_DSR_DSOV . . . . .	105
2.4.5.10.2.61	M_DSR_DSAS . . . . .	105
2.4.5.10.2.62	M_DSR_DPAS . . . . .	105
2.4.5.10.2.63	M_PSR_PMSD . . . . .	105
2.4.5.10.2.64	M_PSR_PNAE . . . . .	105
2.4.5.10.2.65	M_PSR_PSM . . . . .	105
2.4.5.10.2.66	M_PSR_PECC . . . . .	105
2.4.5.10.2.67	M_PSR_PPV . . . . .	106
2.4.5.10.2.68	M_PSR_PFE . . . . .	106
2.4.5.10.2.69	M_PSR_PNC . . . . .	106
2.4.5.10.2.70	MMU_ATTR_PSDA_MASK . . . . .	106
2.4.5.10.2.71	MMU_ATTR_PSDC_MASK . . . . .	106
2.4.5.10.2.72	MMU_ATTR_DSDA_MASK . . . . .	106
2.4.5.10.2.73	MMU_ATTR_DSDC_MASK . . . . .	106
2.4.5.10.2.74	MMU_ATTR_GET_PSDA . . . . .	107
2.4.5.10.2.75	MMU_ATTR_GET_PSDC . . . . .	107
2.4.5.10.2.76	MMU_ATTR_GET_DSDA . . . . .	107
2.4.5.10.2.77	MMU_ATTR_GET_DSDC . . . . .	107
2.4.5.10.2.78	MMU_ATTR_GET_MATC . . . . .	107
2.4.5.10.2.79	MMU_ATTR_GET_MATC . . . . .	107
2.4.5.10.2.80	MMU_PHYS_ADDR_LOW . . . . .	107
2.4.5.10.2.81	MMU_PHYS_ADDR_HIGH . . . . .	107
2.4.5.10.2.82	MMU_SC39XX_MIN_SIZE . . . . .	107
2.4.5.10.2.83	MMU_SC39XX_MAX_FLEX_SIZE . . . . .	107
2.4.5.10.2.84	MMU_MATT_ADDRESS_MASK . . . . .	108
2.4.5.10.2.85	MMU_MATT_ADDRESS_EXT_MASK . . . . .	108
2.4.5.10.2.86	MMU_DSP_CLUSTER_MATT . . . . .	108
2.4.5.10.2.87	MMU_SYS_STACK_MATT . . . . .	108
2.4.5.10.2.88	MMU_TASK_STACK_MATT . . . . .	108
2.4.6	Memory Allocation API . . . . .	108
2.4.6.1	Overview . . . . .	108

Section number	Title	Page
2.4.6.2	Function Documentation . . . . .	108
2.4.6.2.1	osMalloc . . . . .	108
2.4.6.2.2	osFastMalloc . . . . .	109
2.4.6.2.3	osAlignedMalloc . . . . .	109
2.4.6.2.4	osFastAlignedMalloc . . . . .	109
2.4.6.2.5	osFree . . . . .	110
2.4.6.2.6	osMemTypeIsValid . . . . .	110
2.4.6.2.7	osDumpMemory . . . . .	110
2.4.6.2.8	osGetFreeMemSize . . . . .	111
2.4.6.2.9	osGetMaxBlockSize . . . . .	111
2.4.7	Buffers Pool Management API . . . . .	111
2.4.7.1	Overview . . . . .	111
2.4.7.2	Macro Definition Documentation . . . . .	112
2.4.7.2.1	osMemBlockSize . . . . .	112
2.4.7.2.2	osMemBlockOffset . . . . .	112
2.4.7.2.3	osMemBlockUnsafeGet . . . . .	113
2.4.7.2.4	osMemBlockUnsafeFree . . . . .	113
2.4.7.2.5	osMemBlockCountGet . . . . .	113
2.4.7.3	Function Documentation . . . . .	114
2.4.7.3.1	osMemPartCreate . . . . .	114
2.4.7.3.2	osMemBlockGet . . . . .	114
2.4.7.3.3	osMemBlockFree . . . . .	115
2.4.7.3.4	osMemLocalHeapSet . . . . .	116
2.4.7.3.5	osMemBlockSyncGet . . . . .	116
2.4.7.3.6	osMemBlockSyncFree . . . . .	116
2.4.8	Caches Control API . . . . .	117
2.4.8.1	Overview . . . . .	117
2.4.8.2	Data SC3900 Cache API . . . . .	117
2.4.8.2.1	Overview . . . . .	117
2.4.8.2.2	Data Structure Documentation . . . . .	120
2.4.8.2.2.1	struct l2_cache_pf_params_t . . . . .	120
2.4.8.2.2.1.1	Field Documentation . . . . .	120
2.4.8.2.2.1.2	start_addr . . . . .	120
2.4.8.2.2.1.3	buffer_size . . . . .	120
2.4.8.2.2.2	struct cpc_init_params_t . . . . .	120
2.4.8.2.2.2.1	Field Documentation . . . . .	120
2.4.8.2.2.2.2	os_l3_enable . . . . .	120
2.4.8.2.2.2.3	os_m3_enable . . . . .	120
2.4.8.2.2.2.4	__pad0__ . . . . .	120
2.4.8.2.2.3	struct l2_error_info_t . . . . .	120
2.4.8.2.2.3.1	Field Documentation . . . . .	121
2.4.8.2.2.3.2	l2_error_type . . . . .	121
2.4.8.2.2.3.3	multi_l2_errors . . . . .	121
2.4.8.2.2.3.4	err_capture_addr . . . . .	121
2.4.8.2.2.3.5	err_capture_data . . . . .	121

Section number	Title	Page
2.4.8.2.2.3.6	<a href="#">ecc_syndrome</a>	121
2.4.8.2.2.3.7	<a href="#">core_id</a>	121
2.4.8.2.2.3.8	<a href="#">trans_source</a>	121
2.4.8.2.2.3.9	<a href="#">trans_type</a>	121
2.4.8.2.2.3.10	<a href="#">double_word_num</a>	122
2.4.8.2.2.3.11	<a href="#">tag_ecc_error_count</a>	122
2.4.8.2.2.3.12	<a href="#">data_ecc_error_count</a>	122
2.4.8.2.2.4	<a href="#">struct l2_init_params_t</a>	122
2.4.8.2.2.4.1	<a href="#">Field Documentation</a>	122
2.4.8.2.2.4.2	<a href="#">os_l2_enable</a>	122
2.4.8.2.2.4.3	<a href="#">os_l2_partition_enable</a>	122
2.4.8.2.2.4.4	<a href="#">os_l2_lock_enable</a>	122
2.4.8.2.2.4.5	<a href="#">os_l2_err_report_enable</a>	122
2.4.8.2.2.4.6	<a href="#">os_l2_err_threshold</a>	123
2.4.8.2.2.4.7	<a href="#">tag_multi_way_hit_int_en</a>	123
2.4.8.2.2.4.8	<a href="#">tag_multiple_bit_ecc_err_int_en</a>	123
2.4.8.2.2.4.9	<a href="#">tag_ecc_error_int_en</a>	123
2.4.8.2.2.4.10	<a href="#">data_multiple_bit_ecc_err_int_en</a>	123
2.4.8.2.2.4.11	<a href="#">data_ecc_err_int_en</a>	123
2.4.8.2.2.4.12	<a href="#">l2_configuration_err_int_en</a>	123
2.4.8.2.2.4.13	<a href="#">__pad0__</a>	123
2.4.8.2.2.4.14	<a href="#">l2_err_isr</a>	123
2.4.8.2.2.5	<a href="#">struct os_cme_maintenance_instruction_params_t</a>	123
2.4.8.2.2.5.1	<a href="#">Field Documentation</a>	124
2.4.8.2.2.5.2	<a href="#">task_id</a>	124
2.4.8.2.2.5.3	<a href="#">virt_addr</a>	124
2.4.8.2.2.5.4	<a href="#">block_size</a>	124
2.4.8.2.2.5.5	<a href="#">maintenance_instruction_type</a>	124
2.4.8.2.2.6	<a href="#">struct l2_query_params_t</a>	124
2.4.8.2.2.6.1	<a href="#">Field Documentation</a>	124
2.4.8.2.2.6.2	<a href="#">l2_cache_bank_id</a>	124
2.4.8.2.2.6.3	<a href="#">l2_cache_way_id</a>	124
2.4.8.2.2.6.4	<a href="#">l2_cache_lock_status</a>	124
2.4.8.2.2.6.5	<a href="#">l2_cache_coherency_status</a>	124
2.4.8.2.2.7	<a href="#">struct l1_query_params_t</a>	124
2.4.8.2.2.7.1	<a href="#">Field Documentation</a>	125
2.4.8.2.2.7.2	<a href="#">l1_cache_way_id</a>	125
2.4.8.2.2.7.3	<a href="#">l1_cache_hit_indication</a>	125
2.4.8.2.2.7.4	<a href="#">sgb_hit_indication</a>	125
2.4.8.2.2.7.5	<a href="#">l1_cache_edc_error_status</a>	125
2.4.8.2.2.8	<a href="#">struct mem_query_params_t</a>	125
2.4.8.2.2.8.1	<a href="#">Field Documentation</a>	125
2.4.8.2.2.8.2	<a href="#">L1_ext_err</a>	125
2.4.8.2.2.8.3	<a href="#">cacheable_descriptor_hit</a>	125
2.4.8.2.2.8.4	<a href="#">bank_0_indication</a>	125

Section number	Title	Page
2.4.8.2.2.8.5	<a href="#">mmue_status</a>	126
2.4.8.2.2.8.6	<a href="#">Segment_descriptor_index</a>	126
2.4.8.2.2.9	<a href="#">struct cme_external_query_result_t</a>	126
2.4.8.2.2.9.1	<a href="#">Field Documentation</a>	126
2.4.8.2.2.9.2	<a href="#">query_physical_address</a>	126
2.4.8.2.2.9.3	<a href="#">l2_query_params</a>	126
2.4.8.2.2.9.4	<a href="#">l1_query_params</a>	126
2.4.8.2.2.9.5	<a href="#">mem_query_params</a>	126
2.4.8.2.3	<a href="#">Macro Definition Documentation</a>	126
2.4.8.2.3.1	<a href="#">OS_LOCK_L2</a>	126
2.4.8.2.3.2	<a href="#">OS_UNLOCK_L2</a>	126
2.4.8.2.3.3	<a href="#">NOT_CACHED</a>	127
2.4.8.2.3.4	<a href="#">L1_CACHED</a>	127
2.4.8.2.3.5	<a href="#">L2_CACHED</a>	127
2.4.8.2.3.6	<a href="#">L1_L2_CACHED</a>	127
2.4.8.2.3.7	<a href="#">OS_L2PAR_STALLOC</a>	127
2.4.8.2.3.8	<a href="#">OS_L2PAR_DRDALLOC</a>	127
2.4.8.2.3.9	<a href="#">OS_L2PAR_IRDALLOC</a>	127
2.4.8.2.3.10	<a href="#">OS_L2PAR_DSTALLOC</a>	127
2.4.8.2.3.11	<a href="#">OS_L2PAR_DATA_DEFAULT</a>	127
2.4.8.2.3.12	<a href="#">OS_L2PAR_PROG_DEFAULT</a>	127
2.4.8.2.4	<a href="#">Typedef Documentation</a>	127
2.4.8.2.4.1	<a href="#">os_l2_cache_err_isr</a>	127
2.4.8.2.5	<a href="#">Enumeration Type Documentation</a>	128
2.4.8.2.5.1	<a href="#">l2_err_trans_t</a>	128
2.4.8.2.5.2	<a href="#">l2_err_trans_source_t</a>	128
2.4.8.2.5.3	<a href="#">l2_error_type_t</a>	128
2.4.8.2.5.4	<a href="#">os_cme_external_query_type</a>	128
2.4.8.2.5.5	<a href="#">os_cme_maintenance_instruction_type</a>	129
2.4.8.2.5.6	<a href="#">os_l2_cache_bank_id</a>	129
2.4.8.2.5.7	<a href="#">os_l2_cache_way_id</a>	130
2.4.8.2.5.8	<a href="#">os_l2_cache_lock_status</a>	130
2.4.8.2.5.9	<a href="#">os_l2_cache_coherency_status</a>	130
2.4.8.2.5.10	<a href="#">os_l1_cache_way_id</a>	131
2.4.8.2.5.11	<a href="#">os_l1_cache_hit_indication</a>	131
2.4.8.2.5.12	<a href="#">os_sgb_hit_indication</a>	131
2.4.8.2.5.13	<a href="#">os_l1_cache_edc_error_status</a>	131
2.4.8.2.5.14	<a href="#">os_mem_L1_ext_err</a>	132
2.4.8.2.5.15	<a href="#">os_mem_cacheable_descriptor_hit</a>	132
2.4.8.2.5.16	<a href="#">os_mem_bank_0_indication</a>	132
2.4.8.2.5.17	<a href="#">os_mem_mmu_error_status</a>	132
2.4.8.2.6	<a href="#">Function Documentation</a>	132
2.4.8.2.6.1	<a href="#">osCmeExtQuery</a>	132
2.4.8.2.6.2	<a href="#">osCmeMaintenanceInstruction</a>	134
2.4.8.2.6.3	<a href="#">osCmeIsDataMaintenanceInstructionInProgress</a>	134

Section number	Title	Page
2.4.8.2.6.4	osCmeIsProgMaintenanceInstructionInProgress . . . . .	135
2.4.8.2.6.5	osCacheStoreBarrier . . . . .	135
2.4.8.2.6.6	osCacheLoadBarrier . . . . .	135
2.4.8.2.6.7	osCacheL2DataLock . . . . .	136
2.4.8.2.6.8	osCacheL2ProgLock . . . . .	136
2.4.8.2.6.9	osCacheL2SetPartitioning . . . . .	136
2.4.8.2.6.10	osCacheL2GetDefaultPartitionWayMask . . . . .	137
2.4.8.2.6.11	osCacheL2Query . . . . .	137
2.4.8.2.6.12	osCacheL2GlobalLockClear . . . . .	137
2.4.8.2.6.13	osCacheL2ClearPartition . . . . .	137
2.4.8.2.6.14	osCacheL2FastGlobalFlush . . . . .	138
2.4.8.2.6.15	osSpecificCacheL2GlobalFlush . . . . .	138
2.4.8.2.6.16	osCacheL2GlobalFlush . . . . .	138
<b>2.5</b>	<b>Interrupts . . . . .</b>	<b>138</b>
2.5.1	Overview . . . . .	138
2.5.2	Software Interrupts API . . . . .	139
2.5.2.1	Overview . . . . .	139
2.5.2.2	Software Interrupts Runtime . . . . .	139
2.5.2.2.1	Overview . . . . .	139
2.5.2.2.2	Macro Definition Documentation . . . . .	140
2.5.2.2.2.1	OS_SWI0 . . . . .	140
2.5.2.2.2.2	OS_SWI1 . . . . .	140
2.5.2.2.2.3	OS_SWI2 . . . . .	140
2.5.2.2.2.4	OS_SWI3 . . . . .	140
2.5.2.2.2.5	OS_SWI4 . . . . .	140
2.5.2.2.2.6	OS_SWI5 . . . . .	141
2.5.2.2.2.7	OS_SWI6 . . . . .	141
2.5.2.2.2.8	OS_SWI7 . . . . .	141
2.5.2.2.2.9	OS_SWI8 . . . . .	141
2.5.2.2.2.10	OS_SWI9 . . . . .	141
2.5.2.2.2.11	OS_SWI10 . . . . .	141
2.5.2.2.2.12	OS_TIMER_SWI . . . . .	141
2.5.2.2.2.13	OS_SWI_PRIORITY0 . . . . .	141
2.5.2.2.2.14	OS_SWI_PRIORITY1 . . . . .	141
2.5.2.2.2.15	OS_SWI_PRIORITY2 . . . . .	141
2.5.2.2.2.16	OS_SWI_PRIORITY3 . . . . .	141
2.5.2.2.2.17	OS_SWI_PRIORITY4 . . . . .	141
2.5.2.2.2.18	OS_SWI_PRIORITY5 . . . . .	141
2.5.2.2.2.19	OS_SWI_PRIORITY6 . . . . .	142
2.5.2.2.2.20	OS_SWI_PRIORITY7 . . . . .	142
2.5.2.2.2.21	OS_SWI_PRIORITY8 . . . . .	142
2.5.2.2.2.22	OS_SWI_PRIORITY9 . . . . .	142
2.5.2.2.2.23	OS_SWI_PRIORITY10 . . . . .	142
2.5.2.2.2.24	OS_SWI_PRIORITY11 . . . . .	142

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.5.2.2.2.25	OS_SWI_PRIORITY12 . . . . .	142
2.5.2.2.2.26	OS_SWI_PRIORITY13 . . . . .	142
2.5.2.2.2.27	OS_SWI_PRIORITY14 . . . . .	142
2.5.2.2.2.28	OS_SWI_PRIORITY15 . . . . .	142
2.5.2.2.2.29	OS_SWI_PRIORITY_ALL . . . . .	142
2.5.2.2.2.30	OS_SWI_PRIORITY_NONE . . . . .	142
2.5.2.2.2.31	OS_SWI_UNUSED . . . . .	142
2.5.2.2.2.32	OS_SWI_DELETED . . . . .	143
2.5.2.2.2.33	OS_SWI_ACQUIRED . . . . .	143
2.5.2.2.2.34	OS_SWI_CREATED . . . . .	143
2.5.2.2.2.35	OS_SWI_READY . . . . .	143
2.5.2.2.3	Function Documentation . . . . .	143
2.5.2.2.3.1	osSwiCreate . . . . .	143
2.5.2.2.3.2	osSwiDelete . . . . .	143
2.5.2.2.3.3	osSwiActivate . . . . .	144
2.5.2.2.3.4	osSwiEnable . . . . .	144
2.5.2.2.3.5	osSwiDisable . . . . .	144
2.5.2.2.3.6	osSwiCountInc . . . . .	145
2.5.2.2.3.7	osSwiCountDec . . . . .	146
2.5.2.2.3.8	osSwiCountGet . . . . .	146
2.5.2.2.3.9	osSwiCountSet . . . . .	146
2.5.2.2.3.10	osSwiPriorityGet . . . . .	148
2.5.2.2.3.11	osSwiPrioritySet . . . . .	148
2.5.2.2.3.12	osSwiStatus . . . . .	149
2.5.2.2.3.13	osSwiFind . . . . .	149
2.5.2.2.3.14	osSwiSelf . . . . .	149
2.5.3	Hardware Interrupts API . . . . .	150
2.5.3.1	Overview . . . . .	150
2.5.3.2	Macro Definition Documentation . . . . .	151
2.5.3.2.1	osHwiRemove . . . . .	151
2.5.3.2.2	osHwiGetGPIO . . . . .	151
2.5.3.3	Function Documentation . . . . .	151
2.5.3.3.1	EI . . . . .	151
2.5.3.3.2	DI . . . . .	151
2.5.3.3.3	osHwiSwiftDisableNoLog . . . . .	151
2.5.3.3.4	osHwiSwiftEnableNoLog . . . . .	152
2.5.3.3.5	osHwiSwiftNestReduce . . . . .	152
2.5.3.3.6	osHwiCreate . . . . .	152
2.5.3.3.7	osHwiDispatcherCreate . . . . .	153
2.5.3.3.8	osHwiIsCreated . . . . .	153
2.5.3.3.9	osHwiDelete . . . . .	154
2.5.3.3.10	osHwiMultiplexedCreate . . . . .	154
2.5.3.3.11	osHwiMultiplexedDispatcherCreate . . . . .	155
2.5.3.3.12	osHwiMultiplexedDelete . . . . .	155
2.5.3.3.13	osHwiPrioritySet . . . . .	156

Section number	Title	Page
2.5.3.3.14	<code>osHwiPendingClear</code>	156
2.5.3.3.15	<code>osHwiVectorInstall</code>	156
2.5.3.3.16	<code>osHwiDisable</code>	157
2.5.3.3.17	<code>osHwiEnable</code>	157
2.5.3.3.18	<code>osHwiSwiftDisable</code>	158
2.5.3.3.19	<code>osHwiSwiftEnable</code>	158
2.5.3.3.20	<code>osHwiGpioMap</code>	158
2.5.3.3.21	<code>osHwiGpioIrqConfigure</code>	158
2.5.3.3.22	<code>invoke_interrupt</code>	159
2.5.4	<b>Virtual Interrupts API</b>	159
2.5.4.1	Overview	159
2.5.4.2	Function Documentation	159
2.5.4.2.1	<code>osVirtualInterruptsInitialize</code>	159
2.5.4.2.2	<code>osVirtualInterruptFind</code>	160
2.5.4.2.3	<code>osVirtualInterruptRelease</code>	161
2.5.4.2.4	<code>osVirtualInterruptReserve</code>	161
2.5.4.2.5	<code>osVirtualInterruptActivate</code>	161
<b>2.6</b>	<b>Timers</b>	<b>162</b>
2.6.1	Overview	162
2.6.2	Software Timers API	162
2.6.2.1	Overview	162
2.6.2.2	Software Timers	163
2.6.2.2.1	Overview	163
2.6.2.2.2	Function Documentation	163
2.6.2.2.2.1	<code>osTimerCreate</code>	163
2.6.2.2.2.2	<code>osTimerDelete</code>	164
2.6.2.2.2.3	<code>osTimerStart</code>	164
2.6.2.2.2.4	<code>osTimerStartDelayed</code>	164
2.6.2.2.2.5	<code>osTimerStop</code>	165
2.6.2.2.2.6	<code>osTimerSetInterval</code>	165
2.6.2.2.2.7	<code>osTimerGetDelay</code>	166
2.6.2.2.2.8	<code>osTimerFind</code>	166
2.6.2.2.2.9	<code>osTimerSelf</code>	166
2.6.3	Hardware Timers API	167
2.6.3.1	Overview	167
2.6.3.2	Data Structure Documentation	173
2.6.3.2.1	<code>struct timer32_open_params_t</code>	173
2.6.3.2.1.1	Field Documentation	174
2.6.3.2.1.1.1	<code>interval</code>	174
2.6.3.2.1.1.2	<code>preload</code>	174
2.6.3.2.1.1.3	<code>operation_mode</code>	174
2.6.3.2.1.1.4	<code>counting_mode</code>	174
2.6.3.2.1.1.5	<code>direction</code>	174
2.6.3.2.1.1.6	<code>handler</code>	174

Section number	Title	Page
2.6.3.2.1.1.7	priority . . . . .	174
2.6.3.2.1.1.8	primary_source . . . . .	174
2.6.3.2.1.1.9	secondary_source . . . . .	175
2.6.3.2.1.1.10	output_enable . . . . .	175
2.6.3.2.1.1.11	preload_ctrl1 . . . . .	175
2.6.3.3	Macro Definition Documentation . . . . .	175
2.6.3.3.1	TIN0SOURCE . . . . .	175
2.6.3.3.2	TIN1SOURCE . . . . .	175
2.6.3.3.3	TIN2SOURCE . . . . .	175
2.6.3.3.4	TIN3SOURCE . . . . .	175
2.6.3.3.5	OFLAG0SOURCE . . . . .	175
2.6.3.3.6	OFLAG1SOURCE . . . . .	175
2.6.3.3.7	OFLAG2SOURCE . . . . .	175
2.6.3.3.8	OFLAG3SOURCE . . . . .	176
2.6.3.3.9	PRESCALER1SOURCE . . . . .	176
2.6.3.3.10	PRESCALER2SOURCE . . . . .	176
2.6.3.3.11	PRESCALER4SOURCE . . . . .	176
2.6.3.3.12	PRESCALER8SOURCE . . . . .	176
2.6.3.3.13	PRESCALER16SOURCE . . . . .	176
2.6.3.3.14	PRESCALER32SOURCE . . . . .	176
2.6.3.3.15	PRESCALER64SOURCE . . . . .	176
2.6.3.3.16	PRESCALER128SOURCE . . . . .	176
2.6.3.3.17	DEFAULT_TIMER_SOURCE . . . . .	176
2.6.3.3.18	NUM_OF_HW_TIMERS_SOURCES . . . . .	177
2.6.3.3.19	HWT_SOC_16BIT . . . . .	177
2.6.3.3.20	HWT_SOC_32BIT . . . . .	177
2.6.3.3.21	HWT_SOC_64BIT . . . . .	177
2.6.3.3.22	COUNT_RISING_EDGE . . . . .	177
2.6.3.3.23	COUNT_RISING_AND_FALL_EDGE . . . . .	177
2.6.3.3.24	COUNT_RISING_PRIMARY . . . . .	177
2.6.3.3.25	COUNT_PRIMARY_DIR_SECONDARY . . . . .	177
2.6.3.3.26	COUNT_SECONDARY_TRIGGER . . . . .	177
2.6.3.3.27	COUNT_CASCADED . . . . .	177
2.6.3.3.28	MAX_HW_TIMERS_SECONDARY_SOURCES . . . . .	178
2.6.3.3.29	TIMER32_NUM_OF_TRIGGER_PER_GROUP . . . . .	178
2.6.3.3.30	TIMER32_MAX_SOC_INTERRUPTS . . . . .	178
2.6.3.4	Enumeration Type Documentation . . . . .	178
2.6.3.4.1	anonymous enum . . . . .	178
2.6.3.4.2	anonymous enum . . . . .	178
2.6.3.4.3	timer32_operation_mode_t . . . . .	178
2.6.3.4.4	timer32_counting_mode_t . . . . .	179
2.6.3.4.5	timer32_primary_source_t . . . . .	179
2.6.3.4.6	timer32_secondary_source_t . . . . .	180
2.6.3.4.7	timer32_count_direction_t . . . . .	180
2.6.3.4.8	timer32_number_in_module_t . . . . .	180

Section number	Title	Page
2.6.3.4.9	timer32_reload_ctrl_t . . . . .	180
2.6.3.4.10	anonymous enum . . . . .	180
2.6.3.4.11	hw_timer_trigger_input_t . . . . .	181
2.6.3.4.12	timer_clock_input_t . . . . .	183
2.6.3.4.13	soc_timer32_num_t . . . . .	184
2.6.3.4.14	soc_timer32_module_t . . . . .	187
2.6.3.4.15	soc_timer32_group_t . . . . .	188
2.6.3.4.16	soc_timer32_maple_t . . . . .	188
2.6.3.5	Function Documentation . . . . .	188
2.6.3.5.1	osHwTimerGlobalGet . . . . .	188
2.6.3.5.2	osHwTimerGlobalConfig . . . . .	189
2.6.3.5.3	osHwTimerLock . . . . .	189
2.6.3.5.4	osHwTimerUnlock . . . . .	190
2.6.3.5.5	hwTimer32Open . . . . .	190
2.6.3.5.6	hwTimer32SetInterval . . . . .	191
2.6.3.5.7	hwTimer32Delete . . . . .	191
2.6.3.5.8	hwTimer32Start . . . . .	192
2.6.3.5.9	hwTimer32Stop . . . . .	192
2.6.3.5.10	hwTimer32ClearEvent . . . . .	193
2.6.3.5.11	hwTimer32ValueGet . . . . .	193
2.6.3.5.12	hwTimer32HoldGet . . . . .	193
2.6.3.5.13	hwTimer32CounterSet . . . . .	194
2.6.3.5.14	hwTimer32PreloadSet . . . . .	194
2.6.3.5.15	hwTimer32CompareSet . . . . .	195
2.6.3.5.16	hwTimer32SetAndForget . . . . .	195
2.6.3.5.17	hwTimer32LockClear . . . . .	195
2.6.3.5.18	hwTimer32GlobalConfig . . . . .	196
2.6.3.5.19	hwTimer32GlobalGet . . . . .	196
2.6.3.5.20	hwTimer32SetInitiatorMode . . . . .	197
2.6.3.5.21	osHwTimerCreate . . . . .	197
2.6.3.5.22	osHwTimerSetInterval . . . . .	198
2.6.3.5.23	osHwTimerDelete . . . . .	199
2.6.3.5.24	osHwTimerStart . . . . .	199
2.6.3.5.25	osHwTimerStop . . . . .	199
2.6.3.5.26	osHwTimerClearEvent . . . . .	200
2.6.3.5.27	osHwTimerFind . . . . .	200
2.6.3.5.28	osHwTimerTypeFind . . . . .	200
2.6.3.5.29	osHwTimerFindForce . . . . .	201
2.6.3.5.30	osHwTimerValueGet . . . . .	201
2.6.3.5.31	osHwTimerSyncStart . . . . .	202
2.6.3.5.32	osHwTimerSyncStop . . . . .	202
2.6.3.5.33	osHwTimerFreeze . . . . .	202
2.6.3.5.34	osHwTimerUnfreeze . . . . .	203
2.6.3.5.35	hwTimer32MapleInterruptAssign . . . . .	204
2.6.3.6	Hardware Timers . . . . .	204

Section number	Title	Page
2.6.4	CORE Watchdogs API . . . . .	204
2.6.4.1	Overview . . . . .	204
2.6.4.2	Macro Definition Documentation . . . . .	205
2.6.4.2.1	OS_WDT_AUTO_HANDLING . . . . .	205
2.6.4.2.2	OS_WDT_USER_HANDLING . . . . .	205
2.6.4.2.3	OS_WDT_DISABLED . . . . .	205
2.6.4.2.4	OS_CORE_WDT_AUTO_HANDLING . . . . .	205
2.6.4.2.5	OS_CORE_WDT_USER_HANDLING . . . . .	206
2.6.4.3	Enumeration Type Documentation . . . . .	206
2.6.4.3.1	watchdog_wrs_mode . . . . .	206
2.6.4.4	Function Documentation . . . . .	206
2.6.4.4.1	osCoreWatchdogSupport . . . . .	206
2.6.4.4.2	osCoreWatchdogCreate . . . . .	207
2.6.4.4.3	osCoreWatchdogEnable . . . . .	207
2.6.4.4.4	osCoreWatchdogDisable . . . . .	207
2.6.4.4.5	osCoreWatchdogService . . . . .	208
2.6.4.4.6	osCoreWatchdogCounterGet . . . . .	208
2.6.5	OS Tick API . . . . .	208
2.6.5.1	Overview . . . . .	208
2.6.5.2	OS Tick runtime API . . . . .	208
2.6.5.2.1	Overview . . . . .	208
2.6.5.2.2	Function Documentation . . . . .	208
2.6.5.2.2.1	osTickCount . . . . .	208
2.6.5.2.2.2	osTickTime . . . . .	209
<b>2.7</b>	<b>Utilities . . . . .</b>	<b>209</b>
2.7.1	Overview . . . . .	209
2.7.2	General System Utilities . . . . .	209
2.7.2.1	Overview . . . . .	209
2.7.2.2	Data Types . . . . .	209
2.7.2.2.1	Overview . . . . .	209
2.7.2.2.2	Macro Definition Documentation . . . . .	210
2.7.2.2.2.1	HAVE_C99_DATATYPES . . . . .	210
2.7.2.2.2.2	INLINE . . . . .	210
2.7.2.2.2.3	OS_BYTE_TYPE . . . . .	210
2.7.2.2.2.4	OS_SHORT_TYPE . . . . .	210
2.7.2.2.2.5	OS_LONG_TYPE . . . . .	210
2.7.2.2.2.6	OS_LONG_LONG_TYPE . . . . .	210
2.7.2.2.2.7	OS_FLOAT_TYPE . . . . .	210
2.7.2.2.2.8	OS_DOUBLE_TYPE . . . . .	211
2.7.2.2.2.9	FALSE . . . . .	211
2.7.2.2.2.10	TRUE . . . . .	211
2.7.2.2.2.11	NULL . . . . .	211
2.7.2.3	OS Error Coding . . . . .	211
2.7.2.3.1	Overview . . . . .	211

Section number	Title	Page
2.7.2.3.2	Macro Definition Documentation . . . . .	224
2.7.2.3.2.1	OS_ERR_ARCH_SPECIFIC . . . . .	224
2.7.2.3.2.2	OS_ERROR_BITS . . . . .	224
2.7.2.3.2.3	OS_EVENT_BITS . . . . .	224
2.7.2.3.2.4	OS_INFORMATION_BITS . . . . .	224
2.7.2.3.2.5	OS_ERROR . . . . .	224
2.7.2.3.2.6	OS_EVENT . . . . .	224
2.7.2.3.2.7	OS_INFO . . . . .	224
2.7.2.3.2.8	OS_ARCH_ERROR . . . . .	224
2.7.2.3.2.9	OS_ERRARCH_MSC815X . . . . .	225
2.7.2.3.2.10	OS_ERRARCH_PSC9X3X . . . . .	225
2.7.2.3.2.11	OS_ERRMODULE_GENERAL . . . . .	225
2.7.2.3.2.12	OS_ERRMODULE_HWI . . . . .	225
2.7.2.3.2.13	OS_ERRMODULE_SWI . . . . .	225
2.7.2.3.2.14	OS_ERRMODULE_TIMERS . . . . .	225
2.7.2.3.2.15	OS_ERRMODULE_HW_TIMERS . . . . .	225
2.7.2.3.2.16	OS_ERRMODULE_QUEUES . . . . .	225
2.7.2.3.2.17	OS_ERRMODULE_MESSAGES . . . . .	225
2.7.2.3.2.18	OS_ERRMODULE_DMA . . . . .	225
2.7.2.3.2.19	OS_ERRMODULE_NET . . . . .	225
2.7.2.3.2.20	OS_ERRMODULE_BIO . . . . .	225
2.7.2.3.2.21	OS_ERRMODULE_CIO . . . . .	225
2.7.2.3.2.22	OS_ERRMODULE_SIO . . . . .	226
2.7.2.3.2.23	OS_ERRMODULE_WDT . . . . .	226
2.7.2.3.2.24	OS_ERRMODULE_TSK . . . . .	226
2.7.2.3.2.25	OS_ERRMODULE_EVENT . . . . .	226
2.7.2.3.2.26	OS_ERRMODULE_EVENT_QUEUE . . . . .	226
2.7.2.3.2.27	OS_ERRMODULE_EVENT_SEMAPHORE . . . . .	226
2.7.2.3.2.28	OS_ERRMODULE_LLD . . . . .	226
2.7.2.3.2.29	OS_ERRMODULE_TICK . . . . .	226
2.7.2.3.2.30	OS_ERRMODULE_COP . . . . .	226
2.7.2.3.2.31	OS_ERRMODULE_TDM . . . . .	226
2.7.2.3.2.32	OS_ERRMODULE_ETHERNET . . . . .	226
2.7.2.3.2.33	OS_ERRMODULE_UART . . . . .	226
2.7.2.3.2.34	OS_ERRMODULE_HDI . . . . .	226
2.7.2.3.2.35	OS_ERRMODULE_DSI . . . . .	227
2.7.2.3.2.36	OS_ERRMODULE_MMU . . . . .	227
2.7.2.3.2.37	OS_ERRMODULE_SRIO . . . . .	227
2.7.2.3.2.38	OS_ERRMODULE_I2C . . . . .	227
2.7.2.3.2.39	OS_ERRMODULE_SPI . . . . .	227
2.7.2.3.2.40	OS_ERRMODULE_CLOCK . . . . .	227
2.7.2.3.2.41	OS_ERRMODULE_CLASS . . . . .	227
2.7.2.3.2.42	OS_ERRMODULE_PERF_MON . . . . .	227
2.7.2.3.2.43	OS_ERRMODULE_L2_CACHE . . . . .	227
2.7.2.3.2.44	OS_ERRMODULE_MAPLE . . . . .	227

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.7.2.3.2.45	OS_ERRMODULE_VIRQ . . . . .	227
2.7.2.3.2.46	OS_ERRMODULE_DEBUG_PRINT . . . . .	227
2.7.2.3.2.47	OS_ERRMODULE_EMSG . . . . .	227
2.7.2.3.2.48	OS_ERRMODULE_QML . . . . .	228
2.7.2.3.2.49	OS_ERRMODULE_BML . . . . .	228
2.7.2.3.2.50	OS_ERRMODULE_HSSI . . . . .	228
2.7.2.3.2.51	OS_ERRMODULE_HDLC . . . . .	228
2.7.2.3.2.52	OS_ERRMODULE_AIC . . . . .	228
2.7.2.3.2.53	OS_ERRMODULE_CPRI . . . . .	228
2.7.2.3.2.54	OS_ERRMODULE_BMAN . . . . .	228
2.7.2.3.2.55	OS_ERRMODULE_QMAN . . . . .	228
2.7.2.3.2.56	OS_ERRMODULE_DTU . . . . .	228
2.7.2.3.2.57	OS_ERRMODULE_QDMA . . . . .	228
2.7.2.3.2.58	OS_ERRMODULE_BOOT . . . . .	228
2.7.2.3.2.59	OS_FAIL . . . . .	228
2.7.2.3.2.60	OS_SUCCESS . . . . .	228
2.7.2.3.2.61	OS_ERR_UNKNOWN . . . . .	229
2.7.2.3.2.62	OS_ERR_NO_MEMORY . . . . .	229
2.7.2.3.2.63	OS_ERR_ADDRESS_ERROR . . . . .	229
2.7.2.3.2.64	OS_ERR_TRANSFER_ERROR . . . . .	229
2.7.2.3.2.65	OS_ERR_INVALID_CONFIGURATION . . . . .	229
2.7.2.3.2.66	OS_ERR_HANDLE_INVALID . . . . .	229
2.7.2.3.2.67	OS_ERR_PARAM_INVALID . . . . .	229
2.7.2.3.2.68	OS_ERR_MODE_INVALID . . . . .	229
2.7.2.3.2.69	OS_ERR_FUNCTION_INVALID . . . . .	229
2.7.2.3.2.70	OS_ERR_COMMAND_INVALID . . . . .	229
2.7.2.3.2.71	OS_ERR_COMMAND_UNSUPPORTED . . . . .	229
2.7.2.3.2.72	OS_ERR_SPINLOCK_TAKEN . . . . .	229
2.7.2.3.2.73	OS_ERR_UNAVAILABLE . . . . .	229
2.7.2.3.2.74	OS_ERR_ALREADY_CREATED . . . . .	230
2.7.2.3.2.75	OS_ERR_NOT_CREATED . . . . .	230
2.7.2.3.2.76	OS_ERR_NOT_ACTIVE . . . . .	230
2.7.2.3.2.77	OS_ERR_ALREADY_FREE . . . . .	230
2.7.2.3.2.78	OS_ERR_PRIORITY_INVALID . . . . .	230
2.7.2.3.2.79	OS_ERR_SOURCE_INVALID . . . . .	230
2.7.2.3.2.80	OS_ERR_DEST_INVALID . . . . .	230
2.7.2.3.2.81	OS_ERR_INTERVAL_UNSUPPORTED . . . . .	230
2.7.2.3.2.82	OS_ERR_EMPTY . . . . .	230
2.7.2.3.2.83	OS_ERR_FULL . . . . .	230
2.7.2.3.2.84	OS_ERR_TOO MUCH . . . . .	230
2.7.2.3.2.85	OS_ERR_BUSY . . . . .	230
2.7.2.3.2.86	OS_ERR_NO_ROOM . . . . .	230
2.7.2.3.2.87	OS_ERR_TYPE_INVALID . . . . .	231
2.7.2.3.2.88	OS_ERR_LENGTH_INVALID . . . . .	231
2.7.2.3.2.89	OS_ERR_TOO_BIG . . . . .	231

Section number	Title	Page
2.7.2.3.2.90	OS_ERR_TOO_SMALL . . . . .	231
2.7.2.3.2.91	OS_ERR_VERSION_ERROR . . . . .	231
2.7.2.3.2.92	OS_ERR_TIMEOUT . . . . .	231
2.7.2.3.2.93	OS_ERR_PEND_IN_INTERRUPT . . . . .	231
2.7.2.3.2.94	OS_ERR_OVERFLOW . . . . .	231
2.7.2.3.2.95	OS_ERR_DELAY_IN_INTERRUPT . . . . .	231
2.7.2.3.2.96	OS_ERR_YIELD_IN_INTERRUPT . . . . .	231
2.7.2.3.2.97	OS_ERR_YIELD_TO_ILLEGAL_TASK . . . . .	231
2.7.2.3.2.98	OS_ERR_YIELD_TO_SINGLE_TASK . . . . .	231
2.7.2.3.2.99	OS_ERR_PEND_IN_LOCK . . . . .	231
2.7.2.3.2.100	OS_ERR_ALREADY_ACTIVE . . . . .	232
2.7.2.3.2.101	OS_ERR_DELETE_LOCKED . . . . .	232
2.7.2.3.2.102	OS_ERR_DELAY_IN_LOCK . . . . .	232
2.7.2.3.2.103	OS_ERR_UNDERRUN . . . . .	232
2.7.2.3.2.104	OS_RETURN_NO_SUCCESS . . . . .	232
2.7.2.3.2.105	OS_ERR_TSK_BLOCKING . . . . .	232
2.7.2.3.2.106	OS_ERR_TSK_ALREADY_SUSPENDED . . . . .	232
2.7.2.3.2.107	OS_ERR_TSK_NOT_CREATED . . . . .	232
2.7.2.3.2.108	OS_ERR_TSK_ALREADY_CREATED . . . . .	232
2.7.2.3.2.109	OS_ERR_TSK_UNAVAILABLE . . . . .	232
2.7.2.3.2.110	OS_ERR_TSK_DELAY_IN_INTERR . . . . .	232
2.7.2.3.2.111	OS_ERR_TSK_YIELD_TO_ILLEGAL_TASK . . . . .	233
2.7.2.3.2.112	OS_ERR_TSK_YIELD_TO_SINGLE_TASK . . . . .	233
2.7.2.3.2.113	OS_ERR_TSK_OS_ERR_YIELD_IN_INTERR . . . . .	233
2.7.2.3.2.114	OS_ERR_TSK_OS_ERR_ALREADY_ACTIVE . . . . .	233
2.7.2.3.2.115	OS_ERR_TSK_NOT_ACTIVE . . . . .	233
2.7.2.3.2.116	OS_ERR_TSK_DELAY_IN_LOCK . . . . .	233
2.7.2.3.2.117	OS_ERR_TSK_DELETE_LOCKED . . . . .	233
2.7.2.3.2.118	OS_ERR_TSK_MMU_SET_IN_INTERR . . . . .	233
2.7.2.3.2.119	OS_ERR_TSK_STACK_TOO_BIG . . . . .	233
2.7.2.3.2.120	OS_ERR_TSK_STACK_UNALIGNED . . . . .	233
2.7.2.3.2.121	OS_ERR_EVENT_UNAVAILABLE . . . . .	234
2.7.2.3.2.122	OS_ERR_EVENT_PEND_IN_LOCK . . . . .	234
2.7.2.3.2.123	OS_ERR_EVENT_QUEUE_TIMEOUT . . . . .	234
2.7.2.3.2.124	OS_ERR_EVENT_QUEUE_UNAVAILABLE . . . . .	234
2.7.2.3.2.125	OS_ERR_EVENT_QUEUE_PEND_INTERR . . . . .	234
2.7.2.3.2.126	OS_ERR_EVENT_QUEUE_OVERFLOW . . . . .	234
2.7.2.3.2.127	OS_ERR_EVENT_QUEUE_ALREADY_CREATED . . . . .	234
2.7.2.3.2.128	OS_ERR_EVENT_QUEUE_INVALID . . . . .	234
2.7.2.3.2.129	OS_ERR_EVENT_SEMA_TIMEOUT . . . . .	234
2.7.2.3.2.130	OS_ERR_EVENT_SEMA_UNAVAILABLE . . . . .	234
2.7.2.3.2.131	OS_ERR_EVENT_SEMA_PEND_INTERR . . . . .	235
2.7.2.3.2.132	OS_ERR_EVENT_SEMA_OVERFLOW . . . . .	235
2.7.2.3.2.133	OS_ERR_EVENT_SEMA_ALREADY_CREATED . . . . .	235
2.7.2.3.2.134	OS_ERR_EVENT_SEMA_INVALID . . . . .	235

Section number	Title	Page
2.7.2.3.2.135	OS_ERR_HWI_INVALID . . . . .	235
2.7.2.3.2.136	OS_ERR_HWI_MODE_INVALID . . . . .	235
2.7.2.3.2.137	OS_ERR_HWI_FUNCTION_INVALID . . . . .	235
2.7.2.3.2.138	OS_ERR_HWI_PRIORITY_INVALID . . . . .	235
2.7.2.3.2.139	OS_ERR_HWI_COMMAND_INVALID . . . . .	235
2.7.2.3.2.140	OS_ERR_HWI_DISPATCHER_INVALID . . . . .	235
2.7.2.3.2.141	OS_ERR_HWI_NO_ROOM . . . . .	236
2.7.2.3.2.142	OS_ERR_SWI_INVALID . . . . .	236
2.7.2.3.2.143	OS_ERR_SWI_UNAVAILABLE . . . . .	236
2.7.2.3.2.144	OS_ERR_SWI_ALREADY_CREATED . . . . .	236
2.7.2.3.2.145	OS_ERR_SWI_NOT_CREATED . . . . .	236
2.7.2.3.2.146	OS_ERR_SWI_NOT_ACTIVE . . . . .	236
2.7.2.3.2.147	OS_ERR_SWI_FUNCTION_INVALID . . . . .	236
2.7.2.3.2.148	OS_ERR_SWI_PRIORITY_INVALID . . . . .	236
2.7.2.3.2.149	OS_ERR_TM_INVALID . . . . .	236
2.7.2.3.2.150	OS_ERR_TM_MODE_INVALID . . . . .	236
2.7.2.3.2.151	OS_ERR_TM_FUNCTION_INVALID . . . . .	237
2.7.2.3.2.152	OS_ERR_TM_UNAVAILABLE . . . . .	237
2.7.2.3.2.153	OS_ERR_TM_ALREADY_CREATED . . . . .	237
2.7.2.3.2.154	OS_ERR_TM_NOT_CREATED . . . . .	237
2.7.2.3.2.155	OS_ERR_TM_NOT_ACTIVE . . . . .	237
2.7.2.3.2.156	OS_ERR_HW_TM_INVALID . . . . .	237
2.7.2.3.2.157	OS_ERR_HW_TM_UNAVAILABLE . . . . .	237
2.7.2.3.2.158	OS_ERR_HW_TM_ALREADY_CREATED . . . . .	237
2.7.2.3.2.159	OS_ERR_HW_TM_NOT_CREATED . . . . .	237
2.7.2.3.2.160	OS_ERR_HW_TM_MODE_INVALID . . . . .	237
2.7.2.3.2.161	OS_ERR_HW_TM_PRIORITY_INVALID . . . . .	238
2.7.2.3.2.162	OS_ERR_HW_TM_SOURCE_INVALID . . . . .	238
2.7.2.3.2.163	OS_ERR_HW_TM_INTERVAL_UNSUPPORTED . . . . .	238
2.7.2.3.2.164	OS_ERR_HW_TM_ALREADY_ACTIVE . . . . .	238
2.7.2.3.2.165	OS_ERR_HW_TM_NOT_ACTIVE . . . . .	238
2.7.2.3.2.166	OS_ERR_HW_TM_OS_ERR_BUSY . . . . .	238
2.7.2.3.2.167	OS_ERR_Q_UNAVAILABLE . . . . .	238
2.7.2.3.2.168	OS_ERR_Q_ALREADY_CREATED . . . . .	238
2.7.2.3.2.169	OS_ERR_Q_NOT_CREATED . . . . .	238
2.7.2.3.2.170	OS_ERR_Q_EMPTY . . . . .	238
2.7.2.3.2.171	OS_ERR_Q_FULL . . . . .	239
2.7.2.3.2.172	OS_ERR_MSG_INVALID . . . . .	239
2.7.2.3.2.173	OS_ERR_MSG_UNAVAILABLE . . . . .	239
2.7.2.3.2.174	OS_ERR_MSG_ALREADY_CREATED . . . . .	239
2.7.2.3.2.175	OS_ERR_MSG_NOT_CREATED . . . . .	239
2.7.2.3.2.176	OS_ERR_MSG_FUNCTION_INVALID . . . . .	239
2.7.2.3.2.177	OS_ERR_MSG_NUM_LIMIT . . . . .	239
2.7.2.3.2.178	OS_ERR_MSG_DEST_INVALID . . . . .	239
2.7.2.3.2.179	OS_ERR_MSG_SRC_INVALID . . . . .	239

Section number	Title	Page
2.7.2.3.2.180	OS_ERR_MSG_BUSY . . . . .	239
2.7.2.3.2.181	OS_ERR_MSG_DEST_LOCKED . . . . .	240
2.7.2.3.2.182	OS_ERR_MSG_NO_MSG_TO_GET . . . . .	240
2.7.2.3.2.183	OS_ERR_DMA_RESOURCE_UNAVAILABLE . . . . .	240
2.7.2.3.2.184	OS_ERR_DMA_RESOURCE_ALREADY_FREE . . . . .	240
2.7.2.3.2.185	OS_ERR_DMA_NO_ROOM_FOR_CHAIN . . . . .	240
2.7.2.3.2.186	OS_ERR_DMA_CHAIN_FULL . . . . .	240
2.7.2.3.2.187	OS_ERR_DMA_CHAIN_TYPE_INVALID . . . . .	240
2.7.2.3.2.188	OS_ERR_DMA_CHAIN_LENGTH_INVALID . . . . .	240
2.7.2.3.2.189	OS_ERR_DMA_CHAIN_BOUND . . . . .	240
2.7.2.3.2.190	OS_ERR_DMA_CHANNEL_BOUND . . . . .	240
2.7.2.3.2.191	OS_ERR_DMA_CHANNEL_NOT_BOUND . . . . .	241
2.7.2.3.2.192	OS_ERR_DMA_CHANNEL_INDEX_INVALID . . . . .	241
2.7.2.3.2.193	OS_ERR_DMA_PRIORITY_TAKEN . . . . .	241
2.7.2.3.2.194	OS_ERR_DMA_DEST_NOT_ALIGNED . . . . .	241
2.7.2.3.2.195	OS_ERR_DMA_SOURCE_NOT_ALIGNED . . . . .	241
2.7.2.3.2.196	OS_ERR_DMA_SIZE_NOT_ALIGNED . . . . .	241
2.7.2.3.2.197	OS_ERR_NET_CONSUMED . . . . .	241
2.7.2.3.2.198	OS_ERR_NET_TOO_LARGE . . . . .	241
2.7.2.3.2.199	OS_ERR_NET_TOO_SMALL . . . . .	241
2.7.2.3.2.200	OS_ERR_SOCKET_UNAVAILABLE . . . . .	241
2.7.2.3.2.201	OS_ERR RTP_LENGTH_ERROR . . . . .	242
2.7.2.3.2.202	OS_ERR RTP_VERSION_ERROR . . . . .	242
2.7.2.3.2.203	OS_ERR RTCP_VERSION_ERROR . . . . .	242
2.7.2.3.2.204	OS_ERR RTCP_TYPE_INVALID . . . . .	242
2.7.2.3.2.205	OS_ERR RTCP_LENGTH_ERROR . . . . .	242
2.7.2.3.2.206	OS_ERR_NET_UNREACHABLE . . . . .	242
2.7.2.3.2.207	OS_ERR_NET_SP_MISMATCH . . . . .	242
2.7.2.3.2.208	OS_ERR_NO_BUFFERS . . . . .	242
2.7.2.3.2.209	OS_ERR_NO_FRAMES . . . . .	242
2.7.2.3.2.210	OS_ERR ARP_TABLE_FULL . . . . .	242
2.7.2.3.2.211	OS_ERR_NET_UNKNOWN_PROTOCOL . . . . .	243
2.7.2.3.2.212	OS_ERR_NET_ND_TABLE_FULL . . . . .	243
2.7.2.3.2.213	OS_ERR_MMU_VIRT_OVERLAPPED . . . . .	243
2.7.2.3.2.214	OS_ERR_MMU_PHYS_OVERLAPPED . . . . .	243
2.7.2.3.2.215	OS_ERR_MMU_WRONG_ALIGNMENT . . . . .	243
2.7.2.3.2.216	OS_ERR_MMU_WRONG_SIZE . . . . .	243
2.7.2.3.2.217	OS_ERR_MMU_WRONG_DESC . . . . .	243
2.7.2.3.2.218	OS_ERR_MMU_WRONG_BOUNDARY . . . . .	243
2.7.2.3.2.219	OS_ERR_MMU_MULTIPLE_HIT . . . . .	243
2.7.2.3.2.220	OS_ERR_MMU_NON_MAPPED . . . . .	243
2.7.2.3.2.221	OS_ERR_MMU_PRIVILEGE . . . . .	244
2.7.2.3.2.222	OS_ERR_MMU_NOT_ALIGNED . . . . .	244
2.7.2.3.2.223	OS_ERR_MMU_ThESAME_ADDR . . . . .	244
2.7.2.3.2.224	OS_ERR_MMU_SEG_MISS . . . . .	244

Section number	Title	Page
2.7.2.3.2.225	OS_ERR_MMU_EDC . . . . .	244
2.7.2.3.2.226	OS_ERR_MMU_DSPE_ERR . . . . .	244
2.7.2.3.2.227	OS_ERR_MMU_PSPE_ERR . . . . .	244
2.7.2.3.2.228	OS_ERR_MMU_DPV_ERR . . . . .	244
2.7.2.3.2.229	OS_ERR_MMU_DCCV_ERR . . . . .	244
2.7.2.3.2.230	OS_ERR_MMU_DAVW_ERR . . . . .	244
2.7.2.3.2.231	OS_ERR_MMU_DAVD_ERR . . . . .	245
2.7.2.3.2.232	OS_ERR_MMU_DECC_ERR . . . . .	245
2.7.2.3.2.233	OS_ERR_MMU_DRE_ERR . . . . .	245
2.7.2.3.2.234	OS_ERR_MMU_DNC_ERR . . . . .	245
2.7.2.3.2.235	OS_ERR_MMU_DNCC_ERR . . . . .	245
2.7.2.3.2.236	OS_ERR_MMU_DSOV_ERR . . . . .	245
2.7.2.3.2.237	OS_ERR_MMU_DSAS_ERR . . . . .	245
2.7.2.3.2.238	OS_ERR_MMU_DPAS_ERR . . . . .	245
2.7.2.3.2.239	OS_ERR_MMU_PECC_ERR . . . . .	245
2.7.2.3.2.240	OS_ERR_MMU_PFE_ERR . . . . .	245
2.7.2.3.2.241	OS_ERR_MMU_PNC_ERR . . . . .	246
2.7.2.3.2.242	OS_ERROR_MEM_TYPE_ATTR_NOT_METCHING . . . . .	246
2.7.2.3.2.243	OS_EVENT_BIO_DEQUEUE . . . . .	246
2.7.2.3.2.244	OS_ERR_COP_QUEUE_SIZE_MISMATCH . . . . .	246
2.7.2.3.2.245	OS_ERR_L2_CACHE_INVALID_FUNCTION . . . . .	246
2.7.2.3.2.246	OS_ERR_L2_CACHE_INVALID . . . . .	246
2.7.2.3.2.247	OS_ERR_L2_CACHE_UNAVAILABLE . . . . .	246
2.7.2.3.2.248	OS_ERR_L2_CACHE_ALREADY_CREATED . . . . .	246
2.7.2.3.2.249	OS_ERR_L2_CACHE_NOT_CREATED . . . . .	246
2.7.2.3.2.250	OS_ERR_L2_CACHE_WRONG_ALIGNMENT . . . . .	246
2.7.2.3.2.251	OS_ERR_L2_CACHE_WRONG_SIZE . . . . .	247
2.7.2.3.2.252	OS_ERR_L2_CACHE_NOT_CACHEABLE . . . . .	247
2.7.2.3.2.253	OS_ERR_L2_CACHE_PARTITION_FULL . . . . .	247
2.7.2.3.2.254	OS_ERR_L2_CACHE_CME_LACK_OF_SPACE . . . . .	247
2.7.2.3.2.255	OS_ERR_L2_CACHE_CME_DISABLE_IN_CONTROL_REGS . . . . .	247
2.7.2.3.2.256	OS_ERR_L2_CACHE_CME_INVALID_COMMAND . . . . .	247
2.7.2.3.2.257	OS_ERR_L2_CACHE_CME_IS_BUSY . . . . .	247
2.7.2.3.2.258	OS_ERR_L2_CACHE_CME_INVALID_PARAMS . . . . .	247
2.7.2.3.2.259	OS_ERR_DTU_TRIAD_COUNTERS_ARE_ALREADY_ALLOCATED . . . . .	247
2.7.2.3.2.260	OS_ERR_I2C_INVALID_PARAM . . . . .	247
2.7.2.3.2.261	OS_ERR_I2C_LOST_ARBITRATION . . . . .	248
2.7.2.3.2.262	OS_ERR_I2C_9TH_CLOCK_TIMEOUT . . . . .	248
2.7.2.3.2.263	OS_ERR_I2C_BUS_STUCK . . . . .	248
2.7.2.3.2.264	OS_ERR_I2C_UNAVAILABLE . . . . .	248
2.7.2.3.2.265	OS_ERR_I2C_BUS_BUSY . . . . .	248
2.7.2.3.2.266	OS_ERR_QMAN_INVALID_PARAM . . . . .	248
2.7.2.3.2.267	OS_ERR_QMAN_INVALID_STATE . . . . .	248
2.7.2.3.2.268	OS_ERR_QMAN_QUEUE_IS_EMPTY . . . . .	248

Section number	Title	Page
2.7.2.3.2.269	OS_ERR_QMAN_PORTAL_IS_BUSY . . . . .	248
2.7.2.3.2.270	OS_ERR_QMAN_FQ_IS_BUSY . . . . .	248
2.7.2.3.2.271	OS_ERR_WDT_ALREADY_CREATED . . . . .	249
2.7.2.3.2.272	OS_ERR_WDT_NOT_CREATED . . . . .	249
2.7.2.3.2.273	OS_ERR_WDT_INVALID_TIMEOUT . . . . .	249
2.7.2.3.2.274	OS_ERR_WDT_INVALID_MODE . . . . .	249
2.7.2.3.2.275	OS_ERR_WDT_DISABLED . . . . .	249
2.7.2.3.2.276	OS_ERR_WDT_TIMEOUT_TOO_SMALL . . . . .	249
2.7.2.3.2.277	OS_ERR_SPI_INVALID_MODE . . . . .	249
2.7.2.3.2.278	OS_ERR_SPI_NO_MEMORY . . . . .	249
2.7.2.3.2.279	OS_ERR_SPI_UNAVAILABLE . . . . .	249
2.7.2.3.2.280	OS_ERR_SPI_INVALID_PARAM . . . . .	249
2.7.2.3.2.281	OS_ERR_SPI_TX_BD_BUSY . . . . .	250
2.7.2.3.2.282	OS_ERR_SPI_TX_ERROR . . . . .	250
2.7.2.3.2.283	OS_ERR_SPI_RX_BUSY . . . . .	250
2.7.2.3.2.284	OS_ERR_SPI_MULTI_MASTER_ERROR . . . . .	250
2.7.2.3.2.285	OS_ERR_ETHERNET_CHANNEL_UNAVAILABLE . . . . .	250
2.7.2.3.2.286	OS_ERR_HDLC_CHANNEL_UNAVAILABLE . . . . .	250
2.7.2.3.2.287	OS_ERR_CLASS_UNAVAILABLE . . . . .	250
2.7.2.3.2.288	OS_ERR_CLASS_INVALID_CLASS . . . . .	250
2.7.2.3.2.289	OS_ERR_CLASS_BAD_CONFIG . . . . .	250
2.7.2.3.2.290	OS_ERR_PERF_MON_BAD_CONFIG . . . . .	250
2.7.2.3.2.291	OS_ERR_MAPLE_CHANNEL_UNAVAILABLE . . . . .	251
2.7.2.3.2.292	OS_ERR_MAPLE_NO_ROOM . . . . .	251
2.7.2.3.2.293	OS_ERR_MAPLE_NO_MEM . . . . .	251
2.7.2.3.2.294	OS_ERR_MAPLE_TOO_MANY_BD . . . . .	251
2.7.2.3.2.295	OS_SUCESS_LLD_TX . . . . .	251
2.7.2.3.2.296	OS_EVENT_LLD_EVENT . . . . .	251
2.7.2.3.2.297	OS_ERR_VIRQ_UNAVAILABLE . . . . .	251
2.7.2.3.2.298	OS_ERR_VIRQ_ALREADY_FREE . . . . .	251
2.7.2.3.2.299	OS_ERR_DEBUG_PRINT_UNAVAILABLE . . . . .	251
2.7.2.3.2.300	OS_ERR_DEBUG_PRINT_NOT_CREATED . . . . .	251
2.7.2.3.2.301	OS_ERR_DEBUG_PRINT_NOT_ACTIVE . . . . .	252
2.7.2.3.2.302	OS_ERR_DEBUG_PRINT_LENGTH_INVALID . . . . .	252
2.7.2.3.2.303	OS_ERR_DEBUG_PRINT_MDP_ACTIVE . . . . .	252
2.7.2.3.2.304	OS_ERR_DEBUG_PRINT_OVERFLOW . . . . .	252
2.7.2.3.2.305	OS_ERR_RIO_NO_SYNC . . . . .	252
2.7.2.3.2.306	OS_ERR_RIO_PORT_STOPPED . . . . .	252
2.7.2.3.2.307	OS_ERR_RIO_LINK_RESPONSE_TIME_OUT . . . . .	252
2.7.2.3.2.308	OS_ERR_RIO_LINK_UNRECOVERABLE_ERROR . . . . .	252
2.7.2.3.2.309	OS_ERR_EMSG_CHANNEL_UNAVAILABLE . . . . .	252
2.7.2.3.2.310	OS_ERR_QML_QUEUE_FULL . . . . .	252
2.7.2.3.2.311	OS_ERR_QML_QUEUE_EMPTY . . . . .	253
2.7.2.3.2.312	OS_ERR_QML_CHANNEL_UNAVAILABLE . . . . .	253
2.7.2.3.2.313	OS_ERR_BML_CHANNEL_UNAVAILABLE . . . . .	253

Section number	Title	Page
2.7.2.3.2.314	<a href="#">OS_ERR_BML_RING_FULL</a>	253
2.7.2.3.2.315	<a href="#">OS_ERR_BML_RING_EMPTY</a>	253
2.7.2.3.2.316	<a href="#">OS_ERR_HSSI_NO_SYNC</a>	253
2.7.2.3.2.317	<a href="#">OS_EVENT_BUSY</a>	253
2.7.2.3.3	<a href="#">Function Documentation</a>	253
2.7.2.3.3.1	<a href="#">osReportEvent</a>	253
2.7.2.3.3.2	<a href="#">REPORT_EVENT</a>	254
2.7.2.3.3.3	<a href="#">REPORT_EVENT_MESSAGE</a>	254
2.7.2.3.3.4	<a href="#">REPORT_ERROR</a>	254
2.7.2.3.3.5	<a href="#">REPORT_ERROR_MESSAGE</a>	255
2.7.2.3.3.6	<a href="#">RETURN_ERROR</a>	256
2.7.2.3.3.7	<a href="#">RETURN_ERROR_MESSAGE</a>	256
2.7.2.4	<a href="#">Accessor API</a>	256
2.7.2.4.1	<a href="#">Overview</a>	256
2.7.2.4.2	<a href="#">Function Documentation</a>	258
2.7.2.4.2.1	<a href="#">READ_DATA8</a>	258
2.7.2.4.2.2	<a href="#">READ_DATA16</a>	258
2.7.2.4.2.3	<a href="#">READ_DATA32</a>	258
2.7.2.4.2.4	<a href="#">READ_DATA64</a>	259
2.7.2.4.2.5	<a href="#">GET_DATA8</a>	259
2.7.2.4.2.6	<a href="#">GET_DATA16</a>	259
2.7.2.4.2.7	<a href="#">GET_DATA32</a>	260
2.7.2.4.2.8	<a href="#">GET_DATA64</a>	260
2.7.2.4.2.9	<a href="#">WRITE_UINT8</a>	261
2.7.2.4.2.10	<a href="#">WRITE_UINT16</a>	261
2.7.2.4.2.11	<a href="#">WRITE_UINT32</a>	261
2.7.2.4.2.12	<a href="#">WRITE_UINT64</a>	262
2.7.2.4.2.13	<a href="#">READ_MEM_UINT8</a>	262
2.7.2.4.2.14	<a href="#">READ_MEM_UINT16</a>	262
2.7.2.4.2.15	<a href="#">READ_MEM_UINT32</a>	263
2.7.2.4.2.16	<a href="#">GET_MEM_UINT8</a>	263
2.7.2.4.2.17	<a href="#">GET_MEM_UINT16</a>	263
2.7.2.4.2.18	<a href="#">GET_MEM_UINT32</a>	264
2.7.2.4.2.19	<a href="#">WRITE_MEM_UINT8</a>	264
2.7.2.4.2.20	<a href="#">WRITE_MEM_UINT16</a>	265
2.7.2.4.2.21	<a href="#">WRITE_MEM_UINT32</a>	265
2.7.2.4.2.22	<a href="#">CLEAR_UINT8</a>	265
2.7.2.4.2.23	<a href="#">SET_UINT8</a>	266
2.7.2.4.2.24	<a href="#">CLEAR_UINT16</a>	267
2.7.2.4.2.25	<a href="#">SET_UINT8</a>	267
2.7.2.4.2.26	<a href="#">CLEAR_UINT32</a>	267
2.7.2.4.2.27	<a href="#">SET_UINT8</a>	268
2.7.2.4.3	<a href="#">SC39XX Accessor API</a>	268
2.7.2.5	<a href="#">General System Functions</a>	268
2.7.2.5.1	<a href="#">Overview</a>	268

Section number	Title	Page
2.7.2.5.2	Data Structure Documentation . . . . .	269
2.7.2.5.2.1	struct os_version_t . . . . .	269
2.7.2.5.2.1.1	Field Documentation . . . . .	270
2.7.2.5.2.1.2	major . . . . .	270
2.7.2.5.2.1.3	minor . . . . .	270
2.7.2.5.2.1.4	custom . . . . .	270
2.7.2.5.2.1.5	patch . . . . .	270
2.7.2.5.2.2	struct os_core_info_t . . . . .	270
2.7.2.5.2.2.1	Field Documentation . . . . .	270
2.7.2.5.2.2.2	soc_core_num . . . . .	270
2.7.2.5.2.2.3	cluster_core_num . . . . .	270
2.7.2.5.2.2.4	cluster_num . . . . .	270
2.7.2.5.2.2.5	soc_master_core . . . . .	270
2.7.2.5.2.2.6	cluster_master_core . . . . .	270
2.7.2.5.3	Macro Definition Documentation . . . . .	271
2.7.2.5.3.1	STACK_MINIMAL_ALIGNMENT . . . . .	271
2.7.2.5.3.2	HAVE_OS_ERROR_DEBUG . . . . .	271
2.7.2.5.3.3	OS_COMPILER_ASSERT . . . . .	271
2.7.2.5.3.4	OS_ASSERT . . . . .	271
2.7.2.5.3.5	OS_ASSERT_COND . . . . .	271
2.7.2.5.3.6	OS_ASSERT_COMPILER_COND . . . . .	271
2.7.2.5.3.7	osGetDeviceID . . . . .	271
2.7.2.5.3.8	osGetSocMasterCore . . . . .	272
2.7.2.5.3.9	osGetSocCoreID . . . . .	272
2.7.2.5.3.10	osGetMpicCoreID . . . . .	272
2.7.2.5.3.11	osGetMpicMasterCore . . . . .	272
2.7.2.5.3.12	osGetClusterMasterCore . . . . .	272
2.7.2.5.3.13	osGetClusterCoreID . . . . .	273
2.7.2.5.3.14	osGetClusterNum . . . . .	273
2.7.2.5.3.15	osGetMasterCore . . . . .	273
2.7.2.5.3.16	osGetCoreID . . . . .	273
2.7.2.5.4	Function Documentation . . . . .	274
2.7.2.5.4.1	SYS_NOP . . . . .	274
2.7.2.5.4.2	COPY_ALIGNED_2 . . . . .	274
2.7.2.5.4.3	osTestDebug . . . . .	274
2.7.2.5.4.4	osInitialize . . . . .	274
2.7.2.5.4.5	osStart . . . . .	275
2.7.2.5.4.6	osGetVersionInfo . . . . .	275
2.7.2.5.4.7	osErrorDebug . . . . .	275
2.7.2.5.4.8	osGetSystemClock . . . . .	276
2.7.2.5.4.9	osGetNumberOfCores . . . . .	276
2.7.2.5.4.10	osWait . . . . .	276
2.7.2.5.4.11	osMulticoreSupport . . . . .	276
2.7.2.5.5	Variable Documentation . . . . .	276
2.7.2.5.5.1	g_core_info . . . . .	276

Section number	Title	Page
2.7.2.6	System Information . . . . .	277
2.7.2.6.1	Overview . . . . .	277
2.7.2.6.2	Data Structure Documentation . . . . .	277
2.7.2.6.2.1	struct os_task_info_t . . . . .	277
2.7.2.6.2.1.1	Field Documentation . . . . .	277
2.7.2.6.2.1.2	stack_pointer . . . . .	277
2.7.2.6.2.1.3	top_of_stack . . . . .	277
2.7.2.6.2.1.4	task_function . . . . .	278
2.7.2.6.2.1.5	priority . . . . .	278
2.7.2.6.2.1.6	task_handle . . . . .	278
2.7.2.6.2.2	struct os_hwi_info_t . . . . .	278
2.7.2.6.2.2.1	Field Documentation . . . . .	278
2.7.2.6.2.2.2	vector . . . . .	278
2.7.2.6.2.3	struct os_swi_info_t . . . . .	278
2.7.2.6.2.3.1	Field Documentation . . . . .	278
2.7.2.6.2.3.2	swi_num . . . . .	278
2.7.2.6.2.4	struct os_sys_info_t . . . . .	278
2.7.2.6.2.4.1	Field Documentation . . . . .	279
2.7.2.6.2.4.2	active_task_info . . . . .	279
2.7.2.6.2.4.3	active_swi_info . . . . .	279
2.7.2.6.2.4.4	active_hwi_info . . . . .	279
2.7.2.6.2.4.5	os_context_info . . . . .	279
2.7.2.6.3	Enumeration Type Documentation . . . . .	279
2.7.2.6.3.1	os_context_info_t . . . . .	279
2.7.2.6.4	Function Documentation . . . . .	279
2.7.2.6.4.1	osSysInfoGet . . . . .	279
2.7.3	Debug Utilities . . . . .	280
2.7.3.1	Overview . . . . .	280
2.7.3.2	CLASS Profiling API . . . . .	280
2.7.3.2.1	Overview . . . . .	280
2.7.3.2.2	SC39XX DTU API . . . . .	280
2.7.3.2.2.1	Overview . . . . .	280
2.7.3.2.2.2	Macro Definition Documentation . . . . .	284
2.7.3.2.2.2.1	NUMBER_OF_CORE_COMMAND_REGISTERS . . . . .	284
2.7.3.2.2.2.2	NUMBER_OF_CORE_COMMAND_DATA_REGISTERS . . . . .	284
2.7.3.2.2.2.3	NUMBER_OF_PROFILING_COUNTER_VALUE_REGISTERS_A . . . . .	284
2.7.3.2.2.2.4	NUMBER_OF_PROFILING_SNAPSHOT_REGISTERS_A . . . . .	285
2.7.3.2.2.2.5	NUMBER_OF_PROFILING_COUNTER_VALUE_REGISTERS_B . . . . .	285
2.7.3.2.2.2.6	NUMBER_OF_PROFILING_SNAPSHOT_REGISTERS_B . . . . .	285
2.7.3.2.2.2.7	NUMBER_OF_INDIRECT_EVENT_COND_TRANSITION_CONF_← REGISTERS . . . . .	285
2.7.3.2.2.2.8	OS_DTU_MODE . . . . .	285
2.7.3.2.2.3	Enumeration Type Documentation . . . . .	285
2.7.3.2.2.3.1	b486x_dtu_triad . . . . .	285
2.7.3.2.2.3.2	b486x_dtu_triad_counter . . . . .	285

Section number	Title	Page
2.7.3.2.2.3.3	b486x_dtu_cev_triad_a . . . . .	285
2.7.3.2.2.3.4	b486x_dtu_cev_triad_b . . . . .	286
2.7.3.2.2.3.5	b486x_dtu_profiling_mode . . . . .	287
2.7.3.2.2.4	Function Documentation . . . . .	289
2.7.3.2.2.4.1	osDtuReadCount . . . . .	289
2.7.3.2.2.4.2	osDtuInitProfiler . . . . .	289
2.7.3.2.2.4.3	osDtuDisableProfiler . . . . .	290
2.7.3.2.2.4.4	osDtuStartProfiling . . . . .	290
2.7.3.2.2.4.5	osDtuStopProfiling . . . . .	290
2.7.3.2.3	B4860 Debug Print API . . . . .	290
2.7.3.2.3.1	Overview . . . . .	290
2.7.3.2.3.2	B4860 Debug Print Initialization API . . . . .	290
2.7.3.2.3.2.1	Overview . . . . .	290
2.7.3.2.3.2.2	Data Structure Documentation . . . . .	291
2.7.3.2.3.2.3	struct b486x_debug_print_init_params_t . . . . .	291
2.7.3.2.3.2.4	Field Documentation . . . . .	291
2.7.3.2.3.2.5	dcsr_phys_addr . . . . .	291
2.7.3.2.3.2.6	dcsr_virt_addr . . . . .	291
2.7.3.2.3.2.7	vtb_start_addr . . . . .	291
2.7.3.2.3.2.8	vtb_mem_location . . . . .	291
2.7.3.2.3.2.9	vtb_size . . . . .	291
2.7.3.2.3.2.10	num_of_segments . . . . .	291
2.7.3.2.3.2.11	flags . . . . .	291
2.7.3.2.3.2.12	soc_het_ctrl . . . . .	292
2.7.3.2.3.2.13	mngmnt_cores . . . . .	292
2.7.3.2.3.2.14	Enumeration Type Documentation . . . . .	292
2.7.3.2.3.2.15	vtb_size_t . . . . .	292
2.7.3.2.3.2.16	vtb_segments_t . . . . .	292
2.7.3.2.3.2.17	Function Documentation . . . . .	292
2.7.3.2.3.2.18	b486xDebugPrintInitialize . . . . .	292
2.7.3.2.3.3	B4860 Debug Print runtime API . . . . .	292
2.7.3.2.3.3.1	Overview . . . . .	292
2.7.3.2.3.3.2	Enumeration Type Documentation . . . . .	293
2.7.3.2.3.3.3	b486x_debug_print_trigger_level_t . . . . .	293
2.7.3.2.3.3.4	Function Documentation . . . . .	293
2.7.3.2.3.3.5	b486xDebugPrintFast . . . . .	293
2.7.3.2.3.3.6	b486xDebugPrintMass . . . . .	293
2.7.3.3	Logging API . . . . .	294
2.7.3.3.1	Overview . . . . .	294
2.7.3.3.2	Macro Definition Documentation . . . . .	295
2.7.3.3.2.1	osDebugHookDelete . . . . .	295
2.7.3.3.3	Enumeration Type Documentation . . . . .	295
2.7.3.3.3.1	os_debug_hooks_enum . . . . .	295
2.7.3.3.4	Function Documentation . . . . .	296
2.7.3.3.4.1	osDebugHookCreate . . . . .	296

Section number	Title	Page
2.7.3.3.5	Logging runtime API . . . . .	296
2.7.3.3.5.1	Overview . . . . .	296
2.7.3.3.5.2	Macro Definition Documentation . . . . .	297
2.7.3.3.5.2.1	LOG_ENTER_EVENT . . . . .	297
2.7.3.3.5.2.2	LOG_EXIT_EVENT . . . . .	298
2.7.3.3.5.2.3	OS_LOG_HWI . . . . .	298
2.7.3.3.5.2.4	OS_LOG_SWI . . . . .	298
2.7.3.3.5.2.5	OS_LOG_SPINLOCK . . . . .	298
2.7.3.3.5.2.6	OS_LOG_TASK . . . . .	298
2.7.3.3.5.2.7	OS_LOG_CLASS_UTILIZATION . . . . .	298
2.7.3.3.5.2.8	OS_LOG_USER_DEFINED_EVENT . . . . .	298
2.7.3.3.5.2.9	LOG_OPCODE_TO_STACK . . . . .	298
2.7.3.3.5.2.10	LOG_OPCODE_FROM_STACK . . . . .	298
2.7.3.3.5.2.11	LOG_COMMAND_TYPE_MASK . . . . .	298
2.7.3.3.5.2.12	LOG_HWI_ENTER . . . . .	298
2.7.3.3.5.2.13	LOG_HWI_EXIT . . . . .	298
2.7.3.3.5.2.14	LOG_HWI_CREATE . . . . .	298
2.7.3.3.5.2.15	LOG_HWI_SET_PRIORITY . . . . .	299
2.7.3.3.5.2.16	LOG_SWI_CREATE . . . . .	299
2.7.3.3.5.2.17	LOG_SWI_ENTER . . . . .	299
2.7.3.3.5.2.18	LOG_SWI_EXIT . . . . .	299
2.7.3.3.5.2.19	LOG_SWI_ACTIVATE . . . . .	299
2.7.3.3.5.2.20	LOG_SWI_SET_PRIORITY . . . . .	299
2.7.3.3.5.2.21	LOG_SPINLOCK_GET . . . . .	299
2.7.3.3.5.2.22	LOG_SPINLOCK_RELEASE . . . . .	299
2.7.3.3.5.2.23	LOG_SPINLOCK_IRQ_GET . . . . .	299
2.7.3.3.5.2.24	LOG_SPINLOCK_IRQ_RELEASE . . . . .	299
2.7.3.3.5.2.25	LOG_CLASS_M2_UTILIZATION . . . . .	299
2.7.3.3.5.2.26	LOG_CLASS_M3_UTILIZATION . . . . .	299
2.7.3.3.5.2.27	LOG_CLASS_DDR_UTILIZATION . . . . .	299
2.7.3.3.5.2.28	LOG_CLASS_SKYBLUE_UTILIZATION . . . . .	300
2.7.3.3.5.2.29	LOG_CLASS_SYSTEM_TO_M2_UTILIZATION . . . . .	300
2.7.3.3.5.2.30	LOG_CLASS_CORES_TO_M3_DDR_UTILIZATION . . . . .	300
2.7.3.3.5.2.31	LOG_CLASS_QE_UTILIZATION . . . . .	300
2.7.3.3.5.2.32	LOG_CLASS_SRIO_UTILIZATION . . . . .	300
2.7.3.3.5.2.33	LOG_CLASS_TDM_UTILIZATION . . . . .	300
2.7.3.3.5.2.34	LOG_CLASS_DMA_PORT0_UTILIZATION . . . . .	300
2.7.3.3.5.2.35	LOG_CLASS_DMA_PORT1_UTILIZATION . . . . .	300
2.7.3.3.5.2.36	LOG_HWI_ENABLE . . . . .	300
2.7.3.3.5.2.37	LOG_HWI_DISABLE . . . . .	300
2.7.3.3.5.2.38	LOG_SWIFT_HWI_DISABLE . . . . .	300
2.7.3.3.5.2.39	LOG_SWIFT_HWI_ENABLE . . . . .	301
2.7.3.3.5.2.40	LOG_TASK_CREATE . . . . .	301
2.7.3.3.5.2.41	LOG_TASK_SWITCH . . . . .	301
2.7.3.3.5.2.42	LOG_TASK_ACTIVATE . . . . .	301

Section number	Title	Page
2.7.3.3.5.2.43	<a href="#">LOG_TASK_SET_PRIORITY</a>	301
2.7.3.3.5.2.44	<a href="#">LOG_TASK_PEND_QUEUE</a>	301
2.7.3.3.5.2.45	<a href="#">LOG_TASK_PEND_SEM</a>	301
2.7.3.3.5.2.46	<a href="#">LOG_TASK_DELETE</a>	301
2.7.3.3.5.2.47	<a href="#">LOG_TASK_POST_QUEUE</a>	301
2.7.3.3.5.2.48	<a href="#">LOG_TASK_POST_SEM</a>	301
2.7.3.3.5.2.49	<a href="#">LOG_TASK_SUSPEND</a>	301
2.7.3.3.5.2.50	<a href="#">LOG_TASK_DELAY</a>	301
2.7.3.3.5.2.51	<a href="#">LOG_TASK_YIELD</a>	301
2.7.3.3.5.2.52	<a href="#">GET_FUNCTION_CODE</a>	302
2.7.3.3.5.3	<a href="#">Function Documentation</a>	302
2.7.3.3.5.3.1	<a href="#">osLog</a>	302
2.7.3.3.5.3.2	<a href="#">osLogRegisterHandler</a>	302
2.7.3.3.5.3.3	<a href="#">osLogImmediate</a>	303
<b>2.8</b>	<b><a href="#">Queues API</a></b>	<b>303</b>
2.8.1	<a href="#">Overview</a>	303
2.8.2	<a href="#">Typedef Documentation</a>	304
2.8.2.1	<a href="#">os_queue_handle</a>	304
2.8.3	<a href="#">Enumeration Type Documentation</a>	304
2.8.3.1	<a href="#">os_queue_status</a>	304
2.8.3.2	<a href="#">os_queue_shared</a>	305
2.8.4	<a href="#">Function Documentation</a>	305
2.8.4.1	<a href="#">osQueueCreate</a>	305
2.8.4.2	<a href="#">osQueueCreateMultiple</a>	305
2.8.4.3	<a href="#">osQueueDelete</a>	306
2.8.4.4	<a href="#">osQueueDeleteUnsafe</a>	306
2.8.4.5	<a href="#">osQueueReset</a>	307
2.8.4.6	<a href="#">osQueueResetUnsafe</a>	307
2.8.4.7	<a href="#">osQueueEnqueue</a>	308
2.8.4.8	<a href="#">osQueueUnsafeEnqueue</a>	309
2.8.4.9	<a href="#">osQueueHeadEnqueue</a>	309
2.8.4.10	<a href="#">osQueueUnsafeHeadEnqueue</a>	310
2.8.4.11	<a href="#">osQueueDequeue</a>	310
2.8.4.12	<a href="#">osQueueUnsafeDequeue</a>	311
2.8.4.13	<a href="#">osQueuePeek</a>	311
2.8.4.14	<a href="#">osQueueTailDequeue</a>	312
2.8.4.15	<a href="#">osQueueUnsafeTailDequeue</a>	312
2.8.4.16	<a href="#">osQueueStatus</a>	313
2.8.4.17	<a href="#">osQueueUnsafeStatus</a>	313
2.8.4.18	<a href="#">osQueueFind</a>	314
2.8.4.19	<a href="#">osQueueEnqueueMultiple</a>	314
2.8.4.20	<a href="#">osQueueUnsafeEnqueueMultiple</a>	314
2.8.4.21	<a href="#">osQueueDequeueMultiple</a>	315
2.8.4.22	<a href="#">osQueueUnsafeDequeueMultiple</a>	315

Section number	Title	Page
2.8.4.23	osQueueShared . . . . .	316
2.8.4.24	osQueueSize . . . . .	316
2.8.4.25	osQueueMultipleSize . . . . .	317
2.8.4.26	osQueueMultipleNum . . . . .	317
<b>2.9</b>	<b>Frames API . . . . .</b>	<b>317</b>
2.9.1	Overview . . . . .	317
2.9.2	Data Structure Documentation . . . . .	319
2.9.2.1	struct os_frames_pool_t . . . . .	319
2.9.2.1.1	Field Documentation . . . . .	319
2.9.2.1.1.1	frames_part . . . . .	319
2.9.2.1.1.2	buffers_per_frame . . . . .	319
2.9.2.1.1.3	frame_expansion . . . . .	320
2.9.2.1.1.4	init_frame_offset . . . . .	320
2.9.2.1.1.5	f_MemBlockGet . . . . .	320
2.9.2.1.1.6	f_MemBlockFree . . . . .	320
2.9.2.2	struct os_frame_t . . . . .	320
2.9.2.2.1	Field Documentation . . . . .	321
2.9.2.2.1.1	data_part . . . . .	321
2.9.2.2.1.2	lld_channel_handle . . . . .	321
2.9.2.2.1.3	frames_pool . . . . .	321
2.9.2.2.1.4	info . . . . .	321
2.9.2.2.1.5	total . . . . .	322
2.9.2.2.1.6	expansion . . . . .	322
2.9.2.2.1.7	ref_count . . . . .	322
2.9.2.2.1.8	total_length . . . . .	322
2.9.2.2.1.9	total_offset . . . . .	322
2.9.2.2.1.10	used . . . . .	322
2.9.2.2.1.11	first . . . . .	322
2.9.2.2.1.12	last . . . . .	322
2.9.2.2.1.13	mbf . . . . .	322
2.9.2.2.1.14	data_length . . . . .	322
2.9.2.2.1.15	offset . . . . .	322
2.9.2.2.1.16	data . . . . .	322
2.9.2.2.1.17	buffers . . . . .	323
2.9.3	Macro Definition Documentation . . . . .	323
2.9.3.1	FRAME_NONE . . . . .	323
2.9.3.2	GET_MAX_BUFFER_SIZE . . . . .	323
2.9.3.3	osFrameBufferNew . . . . .	323
2.9.3.4	osFrameBufferFree . . . . .	323
2.9.3.5	osFrameInfoGet . . . . .	324
2.9.3.6	osFrameInfoSet . . . . .	324
2.9.3.7	osFrameRefCntInc . . . . .	324
2.9.3.8	osFrameRefCntDec . . . . .	324
2.9.3.9	osFrameRefCntGet . . . . .	325

Section number	Title	Page
2.9.3.10	<a href="#">osFrameRefCntSet</a>	325
2.9.3.11	<a href="#">osFrameDataPartGet</a>	325
2.9.3.12	<a href="#">osFrameLengthGet</a>	326
2.9.3.13	<a href="#">osFrameLengthSet</a>	326
2.9.3.14	<a href="#">osFrameOffsetGet</a>	326
2.9.3.15	<a href="#">osFrameOffsetBuffer</a>	327
2.9.3.16	<a href="#">osFrameTotalBuffers</a>	327
2.9.3.17	<a href="#">osFrameExpansionGet</a>	328
2.9.3.18	<a href="#">osFrameExpansionSize</a>	328
2.9.3.19	<a href="#">osFrameSingleBufferGet</a>	328
2.9.3.20	<a href="#">osFrameSingleBufferSet</a>	329
2.9.3.21	<a href="#">osFramePoolNumBuffersGet</a>	329
2.9.4	<a href="#">Function Documentation</a>	330
2.9.4.1	<a href="#">osFramePoolCreate</a>	330
2.9.4.2	<a href="#">osFrameGet</a>	330
2.9.4.3	<a href="#">osFrameRelease</a>	331
2.9.4.4	<a href="#">osFrameBufferOffsetGet</a>	331
2.9.4.5	<a href="#">osFrameBufferOffsetSet</a>	331
2.9.4.6	<a href="#">osFrameUsedBuffers</a>	332
2.9.4.7	<a href="#">osFrameBufferGet</a>	333
2.9.4.8	<a href="#">osFrameDataStart</a>	333
2.9.4.9	<a href="#">osFrameBufferSet</a>	334
2.9.4.10	<a href="#">osFrameBufferAppend</a>	334
2.9.4.11	<a href="#">osFrameBufferPrepend</a>	335
2.9.4.12	<a href="#">osFrameHeadBufferRemove</a>	335
2.9.4.13	<a href="#">osFrameTailBufferRemove</a>	336
2.9.4.14	<a href="#">osFrameHeaderPush</a>	337
2.9.4.15	<a href="#">osFrameHeaderPop</a>	337
2.9.4.16	<a href="#">osFrameBufferSetWithOffset</a>	338
2.9.4.17	<a href="#">osFrameTailRemove</a>	338
2.9.4.18	<a href="#">osFrameTailAppend</a>	338
2.9.4.19	<a href="#">osFrameDuplicate</a>	339
2.9.4.20	<a href="#">osFrameCopyToMem</a>	339
2.9.4.21	<a href="#">osFrameLldHeaderVerify</a>	339
<b>2.10</b>	<b>Clock API</b>	<b>340</b>
2.10.1	<a href="#">Overview</a>	340
2.10.2	<a href="#">B486x Clock API</a>	340
2.10.2.1	<a href="#">Overview</a>	340
2.10.2.2	<a href="#">Macro Definition Documentation</a>	340
2.10.2.2.1	<a href="#">osCoreClockGet</a>	340
2.10.2.2.2	<a href="#">osPlatformClockGet</a>	341
2.10.2.2.3	<a href="#">osSlowPeriphClockGet</a>	341
2.10.2.3	<a href="#">Function Documentation</a>	341
2.10.2.3.1	<a href="#">b486xInitializeClocks</a>	341

Section number	Title	Page
<b>2.11</b>	<b>Multi Core and Multi Device Management</b>	<b>342</b>
2.11.1	Overview . . . . .	342
2.11.2	Spinlocks API . . . . .	342
2.11.2.1	Overview . . . . .	342
2.11.2.2	Spinlocks initialization functions . . . . .	342
2.11.2.2.1	Overview . . . . .	342
2.11.2.2.2	Function Documentation . . . . .	342
2.11.2.2.2.1	osSpinLockDataStore . . . . .	342
2.11.2.2.2.2	osSpinLockDataRelease . . . . .	343
2.11.2.2.2.3	osSpinLockInitialize . . . . .	343
2.11.2.2.2.4	osSpinLockDisable . . . . .	343
2.11.2.3	Spinlocks runtime functions . . . . .	343
2.11.2.3.1	Overview . . . . .	343
2.11.2.3.2	Macro Definition Documentation . . . . .	344
2.11.2.3.2.1	osSpinLockSwiftRelease . . . . .	344
2.11.2.3.2.2	osSpinLockSwiftIrqRelease . . . . .	344
2.11.2.3.2.3	osSharedResourceLock . . . . .	344
2.11.2.3.2.4	osSharedResourceUnlock . . . . .	344
2.11.2.3.3	Function Documentation . . . . .	346
2.11.2.3.3.1	osSpinLockGet . . . . .	346
2.11.2.3.3.2	osSpinLockSwiftGet . . . . .	346
2.11.2.3.3.3	osSpinLockTryGet . . . . .	346
2.11.2.3.3.4	osSpinLockSwiftTryGet . . . . .	347
2.11.2.3.3.5	osSpinLockRelease . . . . .	347
2.11.2.3.3.6	osSpinLockIrqGet . . . . .	347
2.11.2.3.3.7	osSpinLockSwiftIrqGet . . . . .	347
2.11.2.3.3.8	osSpinLockIrqRelease . . . . .	348
2.11.2.3.4	SC3900 Spinlocks with barriers API . . . . .	348
2.11.2.3.4.1	Overview . . . . .	348
2.11.2.3.4.2	Function Documentation . . . . .	348
2.11.2.3.4.2.1	osSpinLockBarrierGet . . . . .	348
2.11.2.3.4.2.2	osSpinLockBarrierSwiftGet . . . . .	349
2.11.2.3.4.2.3	osSpinLockBarrierTryGet . . . . .	349
2.11.2.3.4.2.4	osSpinLockBarrierSwiftTryGet . . . . .	349
2.11.2.3.4.2.5	osSpinLockBarrierRelease . . . . .	350
2.11.2.3.4.2.6	osSpinLockBarrierIrqGet . . . . .	350
2.11.2.3.4.2.7	osSpinLockBarrierSwiftIrqGet . . . . .	351
2.11.2.3.4.2.8	osSpinLockBarrierIrqRelease . . . . .	351
2.11.2.3.4.2.9	osSpinLockNoBarrierGet . . . . .	351
2.11.2.3.4.2.10	osSpinLockNoBarrierSwiftGet . . . . .	351
2.11.2.3.4.2.11	osSpinLockNoBarrierTryGet . . . . .	352
2.11.2.3.4.2.12	osSpinLockNoBarrierSwiftTryGet . . . . .	352
2.11.2.3.4.2.13	osSpinLockNoBarrierRelease . . . . .	352
2.11.2.3.4.2.14	osSpinLockNoBarrierIrqGet . . . . .	352
2.11.2.3.4.2.15	osSpinLockNoBarrierSwiftIrqGet . . . . .	353

Section number	Title	Page
2.11.2.3.4.2.16	<a href="#">osSpinLockNoBarrierIrqRelease</a>	353
2.11.3	<a href="#">Barriers API</a>	353
2.11.3.1	<a href="#">Overview</a>	353
2.11.3.2	<a href="#">Data Structure Documentation</a>	353
2.11.3.2.1	<a href="#">struct os_barrier_t</a>	353
2.11.3.2.1.1	<a href="#">Field Documentation</a>	354
2.11.3.2.1.1.1	<a href="#">guard</a>	354
2.11.3.2.1.1.2	<a href="#">counter</a>	354
2.11.3.2.1.1.3	<a href="#">height</a>	354
2.11.3.2.1.1.4	<a href="#">comm_sensor</a>	354
2.11.3.2.1.1.5	<a href="#">sensors</a>	354
2.11.3.2.1.1.6	<a href="#">init_flag</a>	354
2.11.3.3	<a href="#">Barriers runtime functions</a>	354
2.11.3.3.1	<a href="#">Overview</a>	354
2.11.3.3.2	<a href="#">Function Documentation</a>	355
2.11.3.3.2.1	<a href="#">osCentralBarrierWait</a>	355
2.11.3.3.2.2	<a href="#">osCentralBarrierVerify</a>	355
2.11.3.3.2.3	<a href="#">osWaitForAllCores</a>	355
2.11.3.4	<a href="#">Barriers initialization functions</a>	355
2.11.3.4.1	<a href="#">Overview</a>	355
2.11.3.4.2	<a href="#">Function Documentation</a>	356
2.11.3.4.2.1	<a href="#">osCentralBarrierInit</a>	356
2.11.4	<a href="#">Intercore Messages</a>	356
2.11.4.1	<a href="#">Overview</a>	356
2.11.4.2	<a href="#">Messages API</a>	356
2.11.4.3	<a href="#">Intercore Messages</a>	356
2.11.4.3.1	<a href="#">Overview</a>	356
2.11.4.3.2	<a href="#">Function Documentation</a>	357
2.11.4.3.2.1	<a href="#">osMessageQueueInitialize</a>	357
2.11.4.3.2.2	<a href="#">osMessageQueueCreate</a>	357
2.11.4.3.2.3	<a href="#">osMessageQueueHwiGet</a>	358
2.11.4.3.2.4	<a href="#">osMessageQueuePost</a>	358
2.11.4.3.2.5	<a href="#">osMessageQueueGet</a>	358
2.11.4.3.2.6	<a href="#">osMessageQueueDispatcher</a>	360
<b>2.12</b>	<b>Multitasking</b>	<b>360</b>
2.12.1	<a href="#">Overview</a>	360
2.12.2	<a href="#">Asymmetric Multiprocessing Scheduling</a>	360
2.12.2.1	<a href="#">Overview</a>	360
2.12.2.2	<a href="#">Event Semaphores API</a>	361
2.12.2.2.1	<a href="#">Overview</a>	361
2.12.2.2.2	<a href="#">Event Semaphores RunTime functions</a>	361
2.12.2.2.2.1	<a href="#">Overview</a>	361
2.12.2.2.2.2	<a href="#">Function Documentation</a>	361
2.12.2.2.2.2.1	<a href="#">osEventSemaphoreFind</a>	361

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.12.2.2.2.2.2	osEventSemaphoreCreate . . . . .	361
2.12.2.2.2.2.3	osEventSemaphoreDelete . . . . .	363
2.12.2.2.2.2.4	osEventSemaphoreReset . . . . .	363
2.12.2.2.2.2.5	osEventSemaphoreCountGet . . . . .	363
2.12.2.2.2.2.6	osEventSemaphorePend . . . . .	365
2.12.2.2.2.2.7	osEventSemaphoreAccept . . . . .	365
2.12.2.2.2.2.8	osEventSemaphorePost . . . . .	366
2.12.2.3	Event Queues API . . . . .	366
2.12.2.3.1	Overview . . . . .	366
2.12.2.3.1.0.9	Event Queues RunTime functions . . . . .	366
2.12.2.3.1.0.10	Overview . . . . .	366
2.12.2.3.1.0.11	Function Documentation . . . . .	367
2.12.2.3.1.0.12	osEventQueueFind . . . . .	367
2.12.2.3.1.0.13	osEventQueueCreate . . . . .	367
2.12.2.3.1.0.14	osEventQueuePend . . . . .	367
2.12.2.3.1.0.15	osEventQueueAccept . . . . .	368
2.12.2.3.1.0.16	osEventQueuePost . . . . .	369
2.12.2.3.1.0.17	osEventQueueReset . . . . .	369
2.12.2.4	Tasks API . . . . .	369
2.12.2.4.1	Overview . . . . .	369
<b>2.13</b>	<b>Architectures . . . . .</b>	<b>370</b>
2.13.1	Overview . . . . .	370
2.13.2	CCSR Memory Maps . . . . .	370
2.13.2.1	Overview . . . . .	370
2.13.2.2	B4860 CCSR Memory Maps . . . . .	370
2.13.2.2.1	Overview . . . . .	370
2.13.2.2.2	Data Structure Documentation . . . . .	370
2.13.2.2.2.1	struct dpaa_memmap_t . . . . .	370
2.13.2.2.2.2	struct pa_cluster_l2_map_t . . . . .	371
2.13.2.2.2.2.1	Field Documentation . . . . .	371
2.13.2.2.2.2.2	l2csr0 . . . . .	371
2.13.2.2.2.2.3	l2csr1 . . . . .	371
2.13.2.2.2.2.4	l2cfg0 . . . . .	371
2.13.2.2.2.2.5	l2ipbrr1 . . . . .	371
2.13.2.2.2.2.6	l2ipbrr2 . . . . .	371
2.13.2.2.2.2.7	l2errinjhi . . . . .	371
2.13.2.2.2.2.8	l2errinjlo . . . . .	372
2.13.2.2.2.2.9	l2errinjctl . . . . .	372
2.13.2.2.2.2.10	l2captdatahi . . . . .	372
2.13.2.2.2.2.11	l2captdatalo . . . . .	372
2.13.2.2.2.2.12	l2captecc . . . . .	372
2.13.2.2.2.2.13	l2errdet . . . . .	372
2.13.2.2.2.2.14	l2errdis . . . . .	372
2.13.2.2.2.2.15	l2errinten . . . . .	372

Section number	Title	Page
2.13.2.2.2.2.16	<a href="#">l2errattr</a>	372
2.13.2.2.2.2.17	<a href="#">l2erreaddr</a>	372
2.13.2.2.2.2.18	<a href="#">l2erraddr</a>	372
2.13.2.2.2.2.19	<a href="#">l2errctl</a>	372
2.13.2.2.2.2.20	<a href="#">l2hdbcr0</a>	372
2.13.2.2.2.2.21	<a href="#">l2hdbcr1</a>	373
2.13.2.2.2.2.22	<a href="#">l2hdbcr2</a>	373
2.13.3	<a href="#">Peripheral Memory Maps</a>	373
2.13.3.1	<a href="#">Overview</a>	373
2.13.3.2	<a href="#">Macro Definition Documentation</a>	373
2.13.3.2.1	<a href="#">CPRI_MAX_NUM_OF_ANTENNA_CARRIERS</a>	373
2.13.3.3	<a href="#">OCN DMA Memory Map</a>	373
2.13.3.3.1	<a href="#">Overview</a>	373
2.13.3.3.2	<a href="#">Data Structure Documentation</a>	374
2.13.3.3.2.1	<a href="#">struct ocn_dma_ch_map_t</a>	374
2.13.3.3.2.1.1	<a href="#">Field Documentation</a>	374
2.13.3.3.2.1.2	<a href="#">mr</a>	374
2.13.3.3.2.1.3	<a href="#">sr</a>	374
2.13.3.3.2.1.4	<a href="#">eclndar</a>	374
2.13.3.3.2.1.5	<a href="#">clndar</a>	374
2.13.3.3.2.1.6	<a href="#">satr</a>	374
2.13.3.3.2.1.7	<a href="#">sar</a>	374
2.13.3.3.2.1.8	<a href="#">datr</a>	375
2.13.3.3.2.1.9	<a href="#">dar</a>	375
2.13.3.3.2.1.10	<a href="#">bcr</a>	375
2.13.3.3.2.1.11	<a href="#">enlndar</a>	375
2.13.3.3.2.1.12	<a href="#">nlndar</a>	375
2.13.3.3.2.1.13	<a href="#">eclsdar</a>	375
2.13.3.3.2.1.14	<a href="#">clsdar</a>	375
2.13.3.3.2.1.15	<a href="#">enlsdar</a>	375
2.13.3.3.2.1.16	<a href="#">nlsdar</a>	375
2.13.3.3.2.1.17	<a href="#">ssr</a>	375
2.13.3.3.2.1.18	<a href="#">dsr</a>	375
2.13.3.3.2.2	<a href="#">struct ocn_dma_memmap_t</a>	375
2.13.3.3.2.2.1	<a href="#">Field Documentation</a>	376
2.13.3.3.2.2.2	<a href="#">dma_ch_map1</a>	376
2.13.3.3.2.2.3	<a href="#">dgsr0</a>	376
2.13.3.3.2.2.4	<a href="#">dma_ch_map2</a>	376
2.13.3.3.2.2.5	<a href="#">dgsr1</a>	376
2.13.3.4	<a href="#">CPRI Memory Map</a>	376
2.13.3.4.1	<a href="#">Overview</a>	376
2.13.3.4.2	<a href="#">Data Structure Documentation</a>	376
2.13.3.4.2.1	<a href="#">struct cpri_framer_registers_t</a>	376
2.13.3.4.2.1.1	<a href="#">Field Documentation</a>	377
2.13.3.4.2.1.2	<a href="#">cpri_status</a>	377

Section number	Title	Page
2.13.3.4.2.1.3	cpri_config . . . . .	377
2.13.3.4.2.1.4	cpri_lcv . . . . .	378
2.13.3.4.2.1.5	cpri_bfn . . . . .	378
2.13.3.4.2.1.6	cpri_hfn . . . . .	378
2.13.3.4.2.1.7	cpri_hw_reset . . . . .	378
2.13.3.4.2.1.8	cpri_cm_config . . . . .	378
2.13.3.4.2.1.9	cpri_cm_status . . . . .	378
2.13.3.4.2.1.10	cpri_rx_delay . . . . .	378
2.13.3.4.2.1.11	cpri_round_delay . . . . .	378
2.13.3.4.2.1.12	cpri_ex_delay_config . . . . .	378
2.13.3.4.2.1.13	cpri_ex_delay_status . . . . .	378
2.13.3.4.2.1.14	cpri_tx_prot_ver . . . . .	378
2.13.3.4.2.1.15	cpri_tx_scr_seed . . . . .	378
2.13.3.4.2.1.16	cpri_rx_scr_seed . . . . .	378
2.13.3.4.2.1.17	cpri_serd़es_config . . . . .	379
2.13.3.4.2.1.18	cpri_map_config . . . . .	379
2.13.3.4.2.1.19	cpri_map_cnt_config . . . . .	379
2.13.3.4.2.1.20	cpri_map_tbl_config . . . . .	379
2.13.3.4.2.1.21	cpri_map_offset_rx . . . . .	379
2.13.3.4.2.1.22	cpri_map_offset_tx . . . . .	379
2.13.3.4.2.1.23	cpri_start_offset_tx . . . . .	379
2.13.3.4.2.1.24	cpri_iq_rx_buf_status1 . . . . .	379
2.13.3.4.2.1.25	cpri_iq_rx_buf_status2 . . . . .	379
2.13.3.4.2.1.26	cpri_iq_tx_buf_status1 . . . . .	379
2.13.3.4.2.1.27	cpri_iq_tx_buf_status2 . . . . .	379
2.13.3.4.2.1.28	eth_rx_status . . . . .	379
2.13.3.4.2.1.29	eth_config_1 . . . . .	379
2.13.3.4.2.1.30	eth_config_2 . . . . .	380
2.13.3.4.2.1.31	eth_rx_control . . . . .	380
2.13.3.4.2.1.32	eth_rx_ex_status . . . . .	380
2.13.3.4.2.1.33	eth_addr_msb . . . . .	380
2.13.3.4.2.1.34	eth_addr_lsb . . . . .	380
2.13.3.4.2.1.35	eth_hash_table . . . . .	380
2.13.3.4.2.1.36	eth_config_3 . . . . .	380
2.13.3.4.2.1.37	eth_cnt_rx_frame . . . . .	380
2.13.3.4.2.1.38	eth_cnt_tx_frame . . . . .	380
2.13.3.4.2.1.39	hdlc_rx_status . . . . .	380
2.13.3.4.2.1.40	hdlc_config_1 . . . . .	380
2.13.3.4.2.1.41	hdlc_config_2 . . . . .	380
2.13.3.4.2.1.42	hdlc_rx_control . . . . .	380
2.13.3.4.2.1.43	hdlc_rx_ex_status . . . . .	381
2.13.3.4.2.1.44	hdlc_config_3 . . . . .	381
2.13.3.4.2.1.45	hdlc_cnt_rx_frame . . . . .	381
2.13.3.4.2.1.46	hdlc_cnt_tx_frame . . . . .	381
2.13.3.4.2.2	struct cpri_complex_registers_t . . . . .	381

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.13.3.4.2.2.1	Field Documentation . . . . .	382
2.13.3.4.2.2.2	riqmts . . . . .	382
2.13.3.4.2.2.3	riqsdmts . . . . .	382
2.13.3.4.2.2.4	tiqmts . . . . .	382
2.13.3.4.2.2.5	rvssmmts . . . . .	382
2.13.3.4.2.2.6	tvssmmts . . . . .	382
2.13.3.4.2.2.7	riqsdba . . . . .	382
2.13.3.4.2.2.8	riqbs . . . . .	382
2.13.3.4.2.2.9	riqsdb . . . . .	382
2.13.3.4.2.2.10	tiqb . . . . .	382
2.13.3.4.2.2.11	rvssbs . . . . .	382
2.13.3.4.2.2.12	tvssbs . . . . .	382
2.13.3.4.2.2.13	rethbs . . . . .	383
2.13.3.4.2.2.14	rhdlcbs . . . . .	383
2.13.3.4.2.2.15	rvssba . . . . .	383
2.13.3.4.2.2.16	tvssba . . . . .	383
2.13.3.4.2.2.17	rebdrba . . . . .	383
2.13.3.4.2.2.18	tebdrba . . . . .	383
2.13.3.4.2.2.19	rhbdrba . . . . .	383
2.13.3.4.2.2.20	thbdrba . . . . .	383
2.13.3.4.2.2.21	rebdrs . . . . .	383
2.13.3.4.2.2.22	tebdrs . . . . .	383
2.13.3.4.2.2.23	rhbdrs . . . . .	383
2.13.3.4.2.2.24	thbdrs . . . . .	383
2.13.3.4.2.2.25	rgcm . . . . .	383
2.13.3.4.2.2.26	tgem . . . . .	384
2.13.3.4.2.2.27	tscr . . . . .	384
2.13.3.4.2.2.28	tcfbs . . . . .	384
2.13.3.4.2.2.29	tctie1 . . . . .	384
2.13.3.4.2.2.30	tctie2 . . . . .	384
2.13.3.4.2.2.31	tmrc . . . . .	384
2.13.3.4.2.2.32	rfpw . . . . .	384
2.13.3.4.2.2.33	tfpw . . . . .	384
2.13.3.4.2.3	struct cpri_control_registers_t . . . . .	384
2.13.3.4.2.3.1	Field Documentation . . . . .	385
2.13.3.4.2.3.2	rcr . . . . .	385
2.13.3.4.2.3.3	tcr . . . . .	385
2.13.3.4.2.3.4	racer . . . . .	385
2.13.3.4.2.3.5	taccr . . . . .	385
2.13.3.4.2.3.6	rca . . . . .	385
2.13.3.4.2.3.7	rcd . . . . .	385
2.13.3.4.2.3.8	tca . . . . .	385
2.13.3.4.2.3.9	tcd . . . . .	385
2.13.3.4.2.3.10	riqft . . . . .	386
2.13.3.4.2.3.11	riqst . . . . .	386

Section number	Title	Page
2.13.3.4.2.3.12	riqt . . . . .	386
2.13.3.4.2.3.13	tiqft . . . . .	386
2.13.3.4.2.3.14	tiqst . . . . .	386
2.13.3.4.2.3.15	tiqt . . . . .	386
2.13.3.4.2.3.16	rvsst . . . . .	386
2.13.3.4.2.3.17	tvsst . . . . .	386
2.13.3.4.2.3.18	rethct . . . . .	386
2.13.3.4.2.3.19	tethct . . . . .	386
2.13.3.4.2.3.20	rcier . . . . .	386
2.13.3.4.2.3.21	tcier . . . . .	386
2.13.3.4.2.3.22	riqtsd . . . . .	386
2.13.3.4.2.3.23	eier . . . . .	387
2.13.3.4.2.3.24	tmre . . . . .	387
2.13.3.4.2.3.25	rewpr . . . . .	387
2.13.3.4.2.3.26	tewpr . . . . .	387
2.13.3.4.2.3.27	rhwpr . . . . .	387
2.13.3.4.2.3.28	thwpr . . . . .	387
2.13.3.4.2.3.29	racpr . . . . .	387
2.13.3.4.2.3.30	tacpr . . . . .	387
2.13.3.4.2.3.31	maskr . . . . .	387
2.13.3.4.2.3.32	auxcr . . . . .	387
2.13.3.4.2.4	struct cpri_status_registers_t . . . . .	387
2.13.3.4.2.4.1	Field Documentation . . . . .	388
2.13.3.4.2.4.2	riqbdr . . . . .	388
2.13.3.4.2.4.3	riqsdbdr . . . . .	388
2.13.3.4.2.4.4	tiqbdr . . . . .	388
2.13.3.4.2.4.5	rccr . . . . .	388
2.13.3.4.2.4.6	rvssbdr . . . . .	388
2.13.3.4.2.4.7	tvssbdr . . . . .	388
2.13.3.4.2.4.8	rethbd1 . . . . .	389
2.13.3.4.2.4.9	rethbd2 . . . . .	389
2.13.3.4.2.4.10	tethbd1 . . . . .	389
2.13.3.4.2.4.11	tethbd2 . . . . .	389
2.13.3.4.2.4.12	rerpr . . . . .	389
2.13.3.4.2.4.13	terpr . . . . .	389
2.13.3.4.2.4.14	rdlcbd1 . . . . .	389
2.13.3.4.2.4.15	rdlcbd2 . . . . .	389
2.13.3.4.2.4.16	thdlcbd1 . . . . .	389
2.13.3.4.2.4.17	thdlcbd2 . . . . .	389
2.13.3.4.2.4.18	rhrpr . . . . .	389
2.13.3.4.2.4.19	thrpr . . . . .	389
2.13.3.4.2.4.20	rer . . . . .	389
2.13.3.4.2.4.21	ter . . . . .	390
2.13.3.4.2.4.22	eer . . . . .	390
2.13.3.4.2.4.23	rethcs . . . . .	390

Section number	Title	Page
2.13.3.4.2.4.24	tethcs . . . . .	390
2.13.3.4.2.4.25	tmrsr . . . . .	390
2.13.3.4.2.4.26	rsr . . . . .	390
2.13.3.4.2.4.27	tsr . . . . .	390
2.13.3.4.2.5	<a href="#">struct cpri_configuration_memories_t</a> . . . . .	390
2.13.3.4.2.5.1	<a href="#">Field Documentation</a> . . . . .	390
2.13.3.4.2.5.2	rem . . . . .	390
2.13.3.4.2.5.3	tcm . . . . .	390
2.13.3.4.2.6	<a href="#">struct cpri_general_registers_t</a> . . . . .	391
2.13.3.4.2.6.1	<a href="#">Field Documentation</a> . . . . .	391
2.13.3.4.2.6.2	ccr . . . . .	391
2.13.3.4.2.6.3	ICR . . . . .	391
2.13.3.4.2.6.4	rccier . . . . .	391
2.13.3.4.2.6.5	tccier . . . . .	391
2.13.3.4.2.6.6	grsr . . . . .	391
2.13.3.4.2.6.7	gtsr . . . . .	391
2.13.3.4.2.6.8	iesr . . . . .	391
2.13.3.4.2.6.9	cpridmastop . . . . .	391
2.13.3.4.2.6.10	cpridmastopst . . . . .	392
2.13.3.4.2.6.11	cprirrocr . . . . .	392
2.13.3.4.2.7	<a href="#">struct cpri_unit_map_t</a> . . . . .	392
2.13.3.4.2.7.1	<a href="#">Field Documentation</a> . . . . .	392
2.13.3.4.2.7.2	cpri_framer . . . . .	392
2.13.3.4.2.7.3	cpri_complex . . . . .	392
2.13.3.4.2.7.4	cpri_control . . . . .	392
2.13.3.4.2.7.5	cpri_status . . . . .	392
2.13.3.4.2.7.6	cpri_configuration_memories . . . . .	392
2.13.3.4.2.7.7	cpri_general_registers . . . . .	392
2.13.3.5	I2C Memory Map . . . . .	393
2.13.3.5.1	Overview . . . . .	393
2.13.3.5.2	Data Structure Documentation . . . . .	393
2.13.3.5.2.1	<a href="#">struct i2c_map_t</a> . . . . .	393
2.13.3.5.2.1.1	<a href="#">Field Documentation</a> . . . . .	393
2.13.3.5.2.1.2	i2cadrr . . . . .	393
2.13.3.5.2.1.3	i2cfdr . . . . .	393
2.13.3.5.2.1.4	i2ccr . . . . .	393
2.13.3.5.2.1.5	i2csr . . . . .	393
2.13.3.5.2.1.6	i2cdr . . . . .	393
2.13.3.5.2.1.7	i2cdfsrr . . . . .	393
2.13.3.6	Maple-B3 Memory Map . . . . .	394
2.13.3.6.1	Overview . . . . .	394
2.13.3.6.2	Data Structure Documentation . . . . .	395
2.13.3.6.2.1	<a href="#">struct maple_pe_bd_params_t</a> . . . . .	395
2.13.3.6.2.1.1	<a href="#">Field Documentation</a> . . . . .	395
2.13.3.6.2.1.2	brpap . . . . .	395

Section number	Title	Page
2.13.3.6.2.1.3	<a href="#">brpbp</a>	395
2.13.3.6.2.2	<a href="#">struct maple_pe_bd_ring_params_t</a>	395
2.13.3.6.2.2.1	<a href="#">Field Documentation</a>	395
2.13.3.6.2.2.2	<a href="#">high_bd</a>	395
2.13.3.6.2.2.3	<a href="#">low_bd</a>	395
2.13.3.6.2.3	<a href="#">struct maple_pe_bd_steering_t</a>	395
2.13.3.6.2.3.1	<a href="#">Field Documentation</a>	396
2.13.3.6.2.3.2	<a href="#">tidstp</a>	396
2.13.3.6.2.4	<a href="#">struct maple_pe_bd_ring_steering_t</a>	396
2.13.3.6.2.4.1	<a href="#">Field Documentation</a>	396
2.13.3.6.2.4.2	<a href="#">high_bd</a>	396
2.13.3.6.2.4.3	<a href="#">low_bd</a>	396
2.13.3.6.2.5	<a href="#">struct maple_pe_mpisr_tid_t</a>	396
2.13.3.6.2.6	<a href="#">union ftpedss_t</a>	396
2.13.3.6.2.6.1	<a href="#">Field Documentation</a>	396
2.13.3.6.2.6.2	<a href="#">ftpedsspy</a>	396
2.13.3.6.2.7	<a href="#">struct maple_mpisr_p_t</a>	396
2.13.3.6.2.7.1	<a href="#">Field Documentation</a>	397
2.13.3.6.2.7.2	<a href="#">mpisr_ack_address</a>	397
2.13.3.6.2.7.3	<a href="#">mpisr_ack_value</a>	397
2.13.3.6.2.7.4	<a href="#">all_tsk_link</a>	397
2.13.3.6.2.8	<a href="#">struct maple_lte_pram_map_t</a>	397
2.13.3.6.2.8.1	<a href="#">Field Documentation</a>	399
2.13.3.6.2.8.2	<a href="#">mbdrpc0</a>	399
2.13.3.6.2.8.3	<a href="#">mbdrpc1</a>	399
2.13.3.6.2.8.4	<a href="#">mbdrpc2</a>	400
2.13.3.6.2.8.5	<a href="#">mucvp</a>	400
2.13.3.6.2.8.6	<a href="#">mp_tpp</a>	400
2.13.3.6.2.8.7	<a href="#">mcgcp</a>	400
2.13.3.6.2.8.8	<a href="#">mmc0p</a>	400
2.13.3.6.2.8.9	<a href="#">mmc1p</a>	400
2.13.3.6.2.8.10	<a href="#">mtvcp</a>	400
2.13.3.6.2.8.11	<a href="#">cdomcp</a>	400
2.13.3.6.2.8.12	<a href="#">cubmsp</a>	400
2.13.3.6.2.8.13	<a href="#">mpdschcp</a>	400
2.13.3.6.2.8.14	<a href="#">mpuschcp</a>	400
2.13.3.6.2.8.15	<a href="#">mcrrcip</a>	400
2.13.3.6.2.8.16	<a href="#">tpe_bd</a>	401
2.13.3.6.2.8.17	<a href="#">ftpe_bd</a>	401
2.13.3.6.2.8.18	<a href="#">depe_bd</a>	401
2.13.3.6.2.8.19	<a href="#">crcpe_bd</a>	401
2.13.3.6.2.8.20	<a href="#">eqpe_bd</a>	401
2.13.3.6.2.8.21	<a href="#">convpe_bd</a>	401
2.13.3.6.2.8.22	<a href="#">pusch_bd</a>	401
2.13.3.6.2.8.23	<a href="#">pdsch_bd</a>	401

Section number	Title	Page
2.13.3.6.2.8.24	pufft_bd . . . . .	401
2.13.3.6.2.8.25	tpe_steering . . . . .	401
2.13.3.6.2.8.26	ftpe_steering . . . . .	401
2.13.3.6.2.8.27	depe_steering . . . . .	401
2.13.3.6.2.8.28	crcpe_steering . . . . .	402
2.13.3.6.2.8.29	eqpe_steering . . . . .	402
2.13.3.6.2.8.30	convpe_steering . . . . .	402
2.13.3.6.2.8.31	pusch_steering . . . . .	402
2.13.3.6.2.8.32	pdsch_high_bd_steering . . . . .	402
2.13.3.6.2.8.33	mpisr_tid . . . . .	402
2.13.3.6.2.8.34	pdsch_low_bd_steering . . . . .	402
2.13.3.6.2.8.35	pufft_steering . . . . .	402
2.13.3.6.2.8.36	mtvvhcp . . . . .	402
2.13.3.6.2.8.37	mtvvlcp . . . . .	402
2.13.3.6.2.8.38	tpe_puncture_vector . . . . .	402
2.13.3.6.2.8.39	pper . . . . .	402
2.13.3.6.2.8.40	mtvppcp . . . . .	403
2.13.3.6.2.8.41	tpe_puncture_period . . . . .	403
2.13.3.6.2.8.42	mtvpvc0p . . . . .	403
2.13.3.6.2.8.43	mtvpvc1p . . . . .	403
2.13.3.6.2.8.44	mtvpvcsp . . . . .	403
2.13.3.6.2.8.45	mpdsch_bf_config . . . . .	403
2.13.3.6.2.8.46	fpedss . . . . .	403
2.13.3.6.2.8.47	uprmbpp . . . . .	403
2.13.3.6.2.8.48	upsmbpp . . . . .	403
2.13.3.6.2.8.49	ubsp . . . . .	403
2.13.3.6.2.8.50	multiply_ftpe . . . . .	403
2.13.3.6.2.8.51	ftpecubrp . . . . .	403
2.13.3.6.2.8.52	mpdsch_ant_config_2nd_set . . . . .	404
2.13.3.6.2.8.53	mtrcecp . . . . .	404
2.13.3.6.2.8.54	mtrcwpp . . . . .	404
2.13.3.6.2.8.55	mpuffticp . . . . .	404
2.13.3.6.2.8.56	mpuffpmtap . . . . .	404
2.13.3.6.2.8.57	mpufffcbr . . . . .	404
2.13.3.6.2.8.58	mpufffcbi . . . . .	404
2.13.3.6.2.8.59	mpufffcср . . . . .	404
2.13.3.6.2.8.60	mpufffcси . . . . .	404
2.13.3.6.2.8.61	mpuffpstmtap . . . . .	404
2.13.3.6.2.8.62	mpdsch_pad_data . . . . .	404
2.13.3.6.2.8.63	mpdsch_pad_data1 . . . . .	404
2.13.3.6.2.8.64	mpdsch_pad_data2 . . . . .	405
2.13.3.6.2.8.65	mpdsch_sec_config . . . . .	405
2.13.3.6.2.8.66	mpdsch_ant_config . . . . .	405
2.13.3.6.2.8.67	mpdsch_cell_config . . . . .	405
2.13.3.6.2.8.68	mpdsch_sec_config_2nd_set . . . . .	405

Section number	Title	Page
2.13.3.6.2.8.69	mpdsch_cell_config_2nd_set . . . . .	405
2.13.3.6.2.8.70	mpdsch_start_qse0p . . . . .	405
2.13.3.6.2.8.71	mpdsch_pdpe_qse0p . . . . .	405
2.13.3.6.2.8.72	mpdsch_done_qse0p . . . . .	405
2.13.3.6.2.8.73	mpdsch_start_qse1p . . . . .	405
2.13.3.6.2.8.74	mpdsch_pdpe_qse1p . . . . .	405
2.13.3.6.2.8.75	mpdsch_done_qse1p . . . . .	406
2.13.3.6.2.8.76	mpdsch_start_qse2p . . . . .	406
2.13.3.6.2.8.77	mpdsch_pdpe_qse2p . . . . .	406
2.13.3.6.2.8.78	mpdsch_done_qse2p . . . . .	406
2.13.3.6.2.8.79	mpdsch_start_qse3p . . . . .	406
2.13.3.6.2.8.80	mpdsch_pdpe_qse3p . . . . .	406
2.13.3.6.2.8.81	mpdsch_done_qse3p . . . . .	406
2.13.3.6.2.8.82	mpdsch_start_qs0wp . . . . .	406
2.13.3.6.2.8.83	mpdsch_pdpe_qs0wp . . . . .	406
2.13.3.6.2.8.84	mpdsch_done_qs0wp . . . . .	406
2.13.3.6.2.8.85	mpdsch_start_qs1wp . . . . .	406
2.13.3.6.2.8.86	mpdsch_pdpe_qs1wp . . . . .	406
2.13.3.6.2.8.87	mpdsch_done_qs1wp . . . . .	406
2.13.3.6.2.8.88	mpdsch_start_qs2wp . . . . .	407
2.13.3.6.2.8.89	mpdsch_pdpe_qs2wp . . . . .	407
2.13.3.6.2.8.90	mpdsch_done_qs2wp . . . . .	407
2.13.3.6.2.8.91	mpdsch_start_qs3wp . . . . .	407
2.13.3.6.2.8.92	mpdsch_pdpe_qs3wp . . . . .	407
2.13.3.6.2.8.93	mpdsch_done_qs3wp . . . . .	407
2.13.3.6.2.8.94	mpdsch_start_qs0rp . . . . .	407
2.13.3.6.2.8.95	mpdsch_pdpe_qs0rp . . . . .	407
2.13.3.6.2.8.96	mpdsch_done_qs0rp . . . . .	407
2.13.3.6.2.8.97	mpdsch_start_qs1rp . . . . .	407
2.13.3.6.2.8.98	mpdsch_pdpe_qs1rp . . . . .	407
2.13.3.6.2.8.99	mpdsch_done_qs1rp . . . . .	407
2.13.3.6.2.8.100	mpdsch_start_qs2rp . . . . .	407
2.13.3.6.2.8.101	mpdsch_pdpe_qs2rp . . . . .	408
2.13.3.6.2.8.102	mpdsch_done_qs2rp . . . . .	408
2.13.3.6.2.8.103	mpdsch_start_qs3rp . . . . .	408
2.13.3.6.2.8.104	mpdsch_pdpe_qs3rp . . . . .	408
2.13.3.6.2.8.105	mpdsch_done_qs3rp . . . . .	408
2.13.3.6.2.8.106	mpdsch_s0np . . . . .	408
2.13.3.6.2.8.107	mpdsch_s1np . . . . .	408
2.13.3.6.2.8.108	mpdsch_s2np . . . . .	408
2.13.3.6.2.8.109	mpdsch_s3np . . . . .	408
2.13.3.6.2.8.110	maple_xxpe_acc . . . . .	408
2.13.3.6.2.8.111	mpdsch_bf_config_2nd_set . . . . .	408
2.13.3.6.2.8.112	mpdschoba_2nd_set . . . . .	409
2.13.3.6.2.8.113	mpdschobs_2nd_set . . . . .	409

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.13.3.6.2.8.114	mpdsch_ack . . . . .	409
2.13.3.6.2.8.115	mpdschoba . . . . .	409
2.13.3.6.2.8.116	mpdschobs . . . . .	409
2.13.3.6.2.8.117	mpufftiba . . . . .	409
2.13.3.6.2.8.118	mpufftibs . . . . .	409
2.13.3.6.2.9	struct maple_wcdma_pram_map_t . . . . .	409
2.13.3.6.2.9.1	Field Documentation . . . . .	410
2.13.3.6.2.9.2	mbdrpc0 . . . . .	410
2.13.3.6.2.9.3	mbdrpc1 . . . . .	410
2.13.3.6.2.9.4	mucvp . . . . .	410
2.13.3.6.2.9.5	mp_tpp . . . . .	410
2.13.3.6.2.9.6	mcgcp . . . . .	411
2.13.3.6.2.9.7	mmc0p . . . . .	411
2.13.3.6.2.9.8	mmc1p . . . . .	411
2.13.3.6.2.9.9	mtvmp . . . . .	411
2.13.3.6.2.9.10	cdomcp . . . . .	411
2.13.3.6.2.9.11	cubmsp . . . . .	411
2.13.3.6.2.9.12	mcrrcip . . . . .	411
2.13.3.6.2.9.13	ftpe_bd . . . . .	411
2.13.3.6.2.9.14	tcpe_bd . . . . .	411
2.13.3.6.2.9.15	crcpe_bd . . . . .	411
2.13.3.6.2.9.16	cgpe_bd . . . . .	411
2.13.3.6.2.9.17	pufft_bd . . . . .	411
2.13.3.6.2.9.18	ftpe_steering . . . . .	412
2.13.3.6.2.9.19	tcpe_steering . . . . .	412
2.13.3.6.2.9.20	crepe_steering . . . . .	412
2.13.3.6.2.9.21	cgpe_steering . . . . .	412
2.13.3.6.2.9.22	pufft_steering . . . . .	412
2.13.3.6.2.9.23	ftpedss . . . . .	412
2.13.3.6.2.9.24	uprmbpp . . . . .	412
2.13.3.6.2.9.25	upsmbpp . . . . .	412
2.13.3.6.2.9.26	ubsp . . . . .	412
2.13.3.6.2.9.27	multiply_ftpe . . . . .	412
2.13.3.6.2.9.28	ftpecubrp . . . . .	412
2.13.3.6.2.9.29	mpisr_tid . . . . .	412
2.13.3.6.2.9.30	mpuffticp . . . . .	413
2.13.3.6.2.9.31	mpufftpmtap . . . . .	413
2.13.3.6.2.9.32	mpufffcbr . . . . .	413
2.13.3.6.2.9.33	mpufffcbi . . . . .	413
2.13.3.6.2.9.34	mpufffcsr . . . . .	413
2.13.3.6.2.9.35	mpufffcsci . . . . .	413
2.13.3.6.2.9.36	mpufftpstmtap . . . . .	413
2.13.3.6.2.9.37	mpisr_param . . . . .	413
2.13.3.6.2.9.38	mpisr_cnt_int_to_task . . . . .	413
2.13.3.6.2.9.39	mpufftiba . . . . .	413

Section number	Title	Page
2.13.3.6.2.9.40	<a href="#">mpufftibs</a>	414
2.13.3.6.2.10	<a href="#">struct maple_lte_psif_dram_map_t</a>	414
2.13.3.6.2.10.1	<a href="#">Member Function Documentation</a>	414
2.13.3.6.2.10.2	<a href="#">OS_MEM_RESERVED</a>	414
2.13.3.6.2.10.3	<a href="#">Field Documentation</a>	414
2.13.3.6.2.10.4	<a href="#">pram</a>	414
2.13.3.6.2.10.5	<a href="#">bd_rings</a>	414
2.13.3.6.2.10.6	<a href="#">mpdschdcp</a>	414
2.13.3.6.2.10.7	<a href="#">mpisr_param</a>	414
2.13.3.6.2.10.8	<a href="#">mpisr_cnt_int_to_task</a>	414
2.13.3.6.2.10.9	<a href="#">smartdsp_os_reserved</a>	415
2.13.3.6.2.11	<a href="#">struct maple_wcdma_psif_dram_map_t</a>	415
2.13.3.6.2.11.1	<a href="#">Field Documentation</a>	415
2.13.3.6.2.11.2	<a href="#">pram</a>	415
2.13.3.6.2.11.3	<a href="#">bd_rings</a>	415
2.13.3.6.2.11.4	<a href="#">smartdsp_os_reserved</a>	415
2.13.3.6.2.12	<a href="#">struct maple_ftpe_map_t</a>	415
2.13.3.6.2.12.1	<a href="#">Field Documentation</a>	415
2.13.3.6.2.12.2	<a href="#">tvaqcr</a>	415
2.13.3.6.2.13	<a href="#">struct maple_ftpe_map_t</a>	415
2.13.3.6.2.13.1	<a href="#">Field Documentation</a>	416
2.13.3.6.2.13.2	<a href="#">ftpedsr0</a>	416
2.13.3.6.2.13.3	<a href="#">ftpedsr1</a>	416
2.13.3.6.2.13.4	<a href="#">ftpedsr2</a>	416
2.13.3.6.2.13.5	<a href="#">ftpecr</a>	416
2.13.3.6.2.13.6	<a href="#">ftpestr</a>	416
2.13.3.6.2.14	<a href="#">struct maple_depe_map_t</a>	416
2.13.3.6.2.15	<a href="#">struct maple_eqpe_map_t</a>	416
2.13.3.6.2.15.1	<a href="#">Field Documentation</a>	416
2.13.3.6.2.15.2	<a href="#">eq_eccevent</a>	416
2.13.3.6.2.16	<a href="#">struct maple_pdpe_map_t</a>	416
2.13.3.6.2.16.1	<a href="#">Field Documentation</a>	417
2.13.3.6.2.16.2	<a href="#">pdpe_pesr</a>	417
2.13.3.6.2.16.3	<a href="#">pdpe_sec_conf</a>	417
2.13.3.6.2.17	<a href="#">struct maple_lte_mbus_memmap_t</a>	417
2.13.3.6.2.17.1	<a href="#">Field Documentation</a>	417
2.13.3.6.2.17.2	<a href="#">type</a>	417
2.13.3.6.2.17.3	<a href="#">ftpe</a>	417
2.13.3.6.2.17.4	<a href="#">depe</a>	417
2.13.3.6.2.17.5	<a href="#">eqpe</a>	417
2.13.3.6.2.17.6	<a href="#">pdpe</a>	417
2.13.3.6.2.18	<a href="#">struct maple_wcdma_mbus_memmap_t</a>	417
2.13.3.6.2.18.1	<a href="#">Field Documentation</a>	418
2.13.3.6.2.18.2	<a href="#">ftpe</a>	418
2.13.3.6.2.19	<a href="#">struct maple_lte_sbus_memmap_t</a>	418

Section number	Title	Page
2.13.3.6.2.19.1	<a href="#">Field Documentation</a>	418
2.13.3.6.2.19.2	<a href="#">m_dalr</a>	418
2.13.3.6.2.19.3	<a href="#">m_damr</a>	418
2.13.3.6.2.19.4	<a href="#">m_ecr</a>	418
2.13.3.6.2.19.5	<a href="#">m_ear</a>	419
2.13.3.6.2.19.6	<a href="#">m_cr</a>	419
2.13.3.6.2.19.7	<a href="#">m_dsdval</a>	419
2.13.3.6.2.19.8	<a href="#">m_dsda_pl</a>	419
2.13.3.6.2.19.9	<a href="#">m_dsdb_pl</a>	419
2.13.3.6.2.19.10	<a href="#">m_dsdcc_pl</a>	419
2.13.3.6.2.19.11	<a href="#">m_dsdm_pl</a>	419
2.13.3.6.2.19.12	<a href="#">m_dmper</a>	419
2.13.3.6.2.19.13	<a href="#">m_dsda</a>	419
2.13.3.6.2.19.14	<a href="#">m_dsdb</a>	419
2.13.3.6.2.19.15	<a href="#">m_dsdcc</a>	419
2.13.3.6.2.19.16	<a href="#">m_dsddd</a>	419
2.13.3.6.2.19.17	<a href="#">pcr</a>	420
2.13.3.6.2.19.18	<a href="#">pspicer0</a>	420
2.13.3.6.2.19.19	<a href="#">pspicer1</a>	420
2.13.3.6.2.19.20	<a href="#">pspicer2</a>	420
2.13.3.6.2.19.21	<a href="#">pspicelr</a>	420
2.13.3.6.2.19.22	<a href="#">pspicmr0</a>	420
2.13.3.6.2.19.23	<a href="#">pspicmr1</a>	420
2.13.3.6.2.19.24	<a href="#">pspicmr2</a>	420
2.13.3.6.2.19.25	<a href="#">pspiciacr</a>	420
2.13.3.6.2.19.26	<a href="#">mpp_dst</a>	420
2.13.3.6.2.19.27	<a href="#">clk_counter</a>	420
2.13.3.6.3	<a href="#">Macro Definition Documentation</a>	420
2.13.3.6.3.1	<a href="#">PRAM_BD_RING_SIZE</a>	420
2.13.3.6.3.2	<a href="#">MAPLE_TRACE_BUFFER_SIZE</a>	421
2.13.3.6.3.3	<a href="#">FTPE_DSS_NUM</a>	421
2.13.3.6.3.4	<a href="#">TVPE_VITERBI_POLY_SETS_NUM</a>	421
2.13.3.6.3.5	<a href="#">PUFFT_SOC_TIMER_SETS</a>	421
2.13.3.6.3.6	<a href="#">PDSCH_SOC_TIMER_SETS</a>	421
2.13.3.6.3.7	<a href="#">MAPLE3LW_FTPE_NUM</a>	421
2.13.3.6.3.8	<a href="#">MAPLE3W_FTPE_NUM</a>	421
2.13.3.6.3.9	<a href="#">MAPLE_STP_NUM</a>	421
2.13.3.6.3.10	<a href="#">MAPLE_NUM_SLOTS</a>	421
2.13.3.6.3.11	<a href="#">MAPLE_NUM_SECTORS</a>	421
2.13.3.6.3.12	<a href="#">MAPLE_NUM_ANT</a>	421
2.13.3.6.3.13	<a href="#">MAPLE_MAX_NUM_PE_BD_RINGS_LOW_PRIORITY</a>	421
2.13.3.6.3.14	<a href="#">MAPLE_MAX_NUM_PE_BD_RINGS_HIGH_PRIORITY</a>	421
2.13.3.6.3.15	<a href="#">MAPLE_PE_MAX_NUM_BD_RINGS</a>	422
2.13.3.6.4	<a href="#">Typedef Documentation</a>	422
2.13.3.6.4.1	<a href="#">maple_wcdma_sbus_memmap_t</a>	422

Section number	Title	Page
2.13.3.7	<a href="#">sRIO Memory Map</a>	422
2.13.3.7.1	<a href="#">Overview</a>	422
2.13.3.7.2	<a href="#">Data Structure Documentation</a>	422
2.13.3.7.2.1	<a href="#">struct rapidio_arch_map_t</a>	422
2.13.3.7.2.1.1	<a href="#">Field Documentation</a>	423
2.13.3.7.2.1.2	<a href="#">didcar</a>	423
2.13.3.7.2.1.3	<a href="#">dicar</a>	423
2.13.3.7.2.1.4	<a href="#">aidcar</a>	423
2.13.3.7.2.1.5	<a href="#">aicar</a>	423
2.13.3.7.2.1.6	<a href="#">pefcar</a>	423
2.13.3.7.2.1.7	<a href="#">socar</a>	423
2.13.3.7.2.1.8	<a href="#">docar</a>	423
2.13.3.7.2.1.9	<a href="#">dsicar</a>	423
2.13.3.7.2.1.10	<a href="#">dsllcsr</a>	423
2.13.3.7.2.1.11	<a href="#">pellccsr</a>	423
2.13.3.7.2.1.12	<a href="#">lcsbalcsr</a>	423
2.13.3.7.2.1.13	<a href="#">bdidCSR</a>	424
2.13.3.7.2.1.14	<a href="#">hbDidCSR</a>	424
2.13.3.7.2.1.15	<a href="#">ctCSR</a>	424
2.13.3.7.2.2	<a href="#">struct rapidio_port_status_map_t</a>	424
2.13.3.7.2.2.1	<a href="#">Field Documentation</a>	424
2.13.3.7.2.2.2	<a href="#">lmreqCSR</a>	424
2.13.3.7.2.2.3	<a href="#">lmrespCSR</a>	424
2.13.3.7.2.2.4	<a href="#">lascSR</a>	424
2.13.3.7.2.2.5	<a href="#">escSR</a>	424
2.13.3.7.2.2.6	<a href="#">ccsr</a>	424
2.13.3.7.2.3	<a href="#">struct rapidio_1xlp_serial_map_t</a>	424
2.13.3.7.2.3.1	<a href="#">Field Documentation</a>	425
2.13.3.7.2.3.2	<a href="#">pmbh0</a>	425
2.13.3.7.2.3.3	<a href="#">pltocCSR</a>	425
2.13.3.7.2.3.4	<a href="#">prtoCSR</a>	425
2.13.3.7.2.3.5	<a href="#">pgCSR</a>	425
2.13.3.7.2.3.6	<a href="#">port_status</a>	425
2.13.3.7.2.4	<a href="#">struct rapidio_err_log_map_t</a>	425
2.13.3.7.2.4.1	<a href="#">Field Documentation</a>	425
2.13.3.7.2.4.2	<a href="#">erbh</a>	425
2.13.3.7.2.4.3	<a href="#">ltledCSR</a>	426
2.13.3.7.2.4.4	<a href="#">ltleecSR</a>	426
2.13.3.7.2.4.5	<a href="#">ltlaccSR</a>	426
2.13.3.7.2.4.6	<a href="#">ltldideCSR</a>	426
2.13.3.7.2.4.7	<a href="#">ltlccCSR</a>	426
2.13.3.7.2.5	<a href="#">struct rapidio_err_phy_map_t</a>	426
2.13.3.7.2.5.1	<a href="#">Field Documentation</a>	426
2.13.3.7.2.5.2	<a href="#">edCSR</a>	426
2.13.3.7.2.5.3	<a href="#">ereCSR</a>	426

Section number	Title	Page
2.13.3.7.2.5.4	<a href="#">ecacsr</a>	426
2.13.3.7.2.5.5	<a href="#">pcseccsr</a>	426
2.13.3.7.2.5.6	<a href="#">ercsr</a>	427
2.13.3.7.2.5.7	<a href="#">ertcsr</a>	427
2.13.3.7.2.6	<a href="#">struct rapidio_port_general_map_t</a>	427
2.13.3.7.2.6.1	<a href="#">Field Documentation</a>	427
2.13.3.7.2.6.2	<a href="#">pnadidcsr</a>	427
2.13.3.7.2.6.3	<a href="#">pnaacr</a>	427
2.13.3.7.2.6.4	<a href="#">pnlopttcr</a>	427
2.13.3.7.2.6.5	<a href="#">pniecsr</a>	427
2.13.3.7.2.6.6	<a href="#">pnpcr</a>	427
2.13.3.7.2.6.7	<a href="#">pnsleicr</a>	427
2.13.3.7.2.6.8	<a href="#">pnsleicr</a>	427
2.13.3.7.2.7	<a href="#">struct rapidio_general_map_t</a>	428
2.13.3.7.2.7.1	<a href="#">Field Documentation</a>	428
2.13.3.7.2.7.2	<a href="#">llcr</a>	428
2.13.3.7.2.7.3	<a href="#">epwistr</a>	428
2.13.3.7.2.7.4	<a href="#">lretrcr</a>	428
2.13.3.7.2.7.5	<a href="#">pretrcr</a>	428
2.13.3.7.2.8	<a href="#">struct rapidio_rev_map_t</a>	428
2.13.3.7.2.8.1	<a href="#">Field Documentation</a>	428
2.13.3.7.2.8.2	<a href="#">ipbrr</a>	428
2.13.3.7.2.9	<a href="#">struct rapidio_atmu_out_t</a>	428
2.13.3.7.2.9.1	<a href="#">Field Documentation</a>	429
2.13.3.7.2.9.2	<a href="#">rowtar</a>	429
2.13.3.7.2.9.3	<a href="#">rowtear</a>	429
2.13.3.7.2.9.4	<a href="#">rowbar</a>	429
2.13.3.7.2.9.5	<a href="#">rowar</a>	429
2.13.3.7.2.9.6	<a href="#">rowsr</a>	429
2.13.3.7.2.10	<a href="#">struct rapidio_atmu_in_t</a>	429
2.13.3.7.2.10.1	<a href="#">Field Documentation</a>	429
2.13.3.7.2.10.2	<a href="#">riwtar</a>	429
2.13.3.7.2.10.3	<a href="#">riwbar</a>	429
2.13.3.7.2.10.4	<a href="#">riwar</a>	429
2.13.3.7.2.11	<a href="#">struct rapidio_atmu_map_t</a>	429
2.13.3.7.2.12	<a href="#">struct srio_memmap_t</a>	430
2.13.3.7.2.12.1	<a href="#">Field Documentation</a>	430
2.13.3.7.2.12.2	<a href="#">rapidio_arch</a>	430
2.13.3.7.2.12.3	<a href="#">rapidio_1xlp_serial</a>	430
2.13.3.7.2.12.4	<a href="#">rapidio_err_log</a>	430
2.13.3.7.2.12.5	<a href="#">rapidio_err_phy</a>	430
2.13.3.7.2.12.6	<a href="#">rapidio_general</a>	430
2.13.3.7.2.12.7	<a href="#">rapidio_rev</a>	430
2.13.3.7.2.12.8	<a href="#">rapidio_atmu</a>	430
2.13.3.8	<a href="#">Timers 16 bit Memory Map</a>	431

Section number	Title	Page
2.13.3.8.1	Overview . . . . .	431
2.13.3.8.2	Data Structure Documentation . . . . .	431
2.13.3.8.2.1	struct timer_map_t . . . . .	431
2.13.3.8.2.1.1	Field Documentation . . . . .	431
2.13.3.8.2.1.2	tmr_cmp1 . . . . .	431
2.13.3.8.2.1.3	tmr_cmp2 . . . . .	431
2.13.3.8.2.1.4	tmr_cap . . . . .	431
2.13.3.8.2.1.5	tmr_load . . . . .	431
2.13.3.8.2.1.6	tmr_hold . . . . .	431
2.13.3.8.2.1.7	tmr_cntr . . . . .	432
2.13.3.8.2.1.8	tmr_ctrl . . . . .	432
2.13.3.8.2.1.9	tmr_sctl . . . . .	432
2.13.3.8.2.1.10	tmr_cmpld1 . . . . .	432
2.13.3.8.2.1.11	tmr_cmpld2 . . . . .	432
2.13.3.8.2.1.12	tmr_comscr . . . . .	432
2.13.3.8.2.2	struct tmr_map_t . . . . .	432
2.13.3.8.2.2.1	Field Documentation . . . . .	432
2.13.3.8.2.2.2	tmr . . . . .	432
2.13.3.9	Timers 32 bit Memory Map . . . . .	432
2.13.3.9.1	Overview . . . . .	432
2.13.3.9.2	Data Structure Documentation . . . . .	433
2.13.3.9.2.1	struct timer_32b_map_t . . . . .	433
2.13.3.9.2.1.1	Field Documentation . . . . .	433
2.13.3.9.2.1.2	tmr_cmp1 . . . . .	433
2.13.3.9.2.1.3	tmr_cmp2 . . . . .	433
2.13.3.9.2.1.4	tmr_cap . . . . .	433
2.13.3.9.2.1.5	tmr_load . . . . .	433
2.13.3.9.2.1.6	tmr_hold . . . . .	433
2.13.3.9.2.1.7	tmr_cntr . . . . .	433
2.13.3.9.2.1.8	tmr_ctrl . . . . .	433
2.13.3.9.2.1.9	tmr_sctl . . . . .	434
2.13.3.9.2.1.10	tmr_cmpld1 . . . . .	434
2.13.3.9.2.1.11	tmr_cmpld2 . . . . .	434
2.13.3.9.2.1.12	tmr_comscr . . . . .	434
2.13.3.9.2.2	struct tmr32b_map_t . . . . .	434
2.13.3.9.2.2.1	Field Documentation . . . . .	434
2.13.3.9.2.2.2	tmr . . . . .	434
2.13.3.9.2.2.3	tmr_glb . . . . .	434
2.13.3.9.2.2.4	tmr_glbctl . . . . .	434
2.13.3.9.2.2.5	tmr_saf . . . . .	434
2.13.3.9.2.2.6	tmr_clr1 . . . . .	434
2.13.3.10	Watchdog timer Memory Map . . . . .	435
2.13.3.10.1	Overview . . . . .	435
2.13.3.10.2	Data Structure Documentation . . . . .	435
2.13.3.10.2.1	struct wdt_map_t . . . . .	435

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.13.3.10.2.1.1	Field Documentation . . . . .	435
2.13.3.10.2.1.2	swerr . . . . .	435
2.13.3.10.2.1.3	swcnr . . . . .	435
2.13.3.10.2.1.4	swsrr . . . . .	435
2.13.4	SC39XX Memory Maps . . . . .	435
2.13.4.1	Overview . . . . .	435
2.13.4.2	SC39XX Platform Memory Maps . . . . .	436
2.13.4.2.1	Overview . . . . .	436
2.13.4.2.2	Data Structure Documentation . . . . .	436
2.13.4.2.2.1	struct dsp_plat_mmu_map_t . . . . .	436
2.13.4.2.2.1.1	Field Documentation . . . . .	437
2.13.4.2.2.1.2	m_cr . . . . .	437
2.13.4.2.2.1.3	m_dvpc . . . . .	437
2.13.4.2.2.1.4	m_dva . . . . .	437
2.13.4.2.2.1.5	m_dsr . . . . .	437
2.13.4.2.2.1.6	m_ndvr . . . . .	437
2.13.4.2.2.1.7	m_ndsr . . . . .	438
2.13.4.2.2.1.8	m_pir . . . . .	438
2.13.4.2.2.1.9	m dbl . . . . .	438
2.13.4.2.2.1.10	m_dbe . . . . .	438
2.13.4.2.2.1.11	m_desra0 . . . . .	438
2.13.4.2.2.1.12	m_desra1 . . . . .	438
2.13.4.2.2.1.13	m_desrs . . . . .	438
2.13.4.2.2.1.14	msg_pir . . . . .	438
2.13.4.2.2.1.15	msg_gpir . . . . .	438
2.13.4.2.2.1.16	msg_lpidr . . . . .	438
2.13.4.2.2.1.17	ccsr_base . . . . .	438
2.13.4.2.2.1.18	m_dsdval . . . . .	438
2.13.4.2.2.1.19	m_dsdmask . . . . .	438
2.13.4.2.2.1.20	m_dsdpa_pl . . . . .	439
2.13.4.2.2.1.21	m_dsdcb_pl . . . . .	439
2.13.4.2.2.1.22	m_dsdcc_pl . . . . .	439
2.13.4.2.2.1.23	m_dsdmm_pl . . . . .	439
2.13.4.2.2.1.24	m_dsdpa_pl_sb . . . . .	439
2.13.4.2.2.1.25	m_dsdcb_pl_sb . . . . .	439
2.13.4.2.2.1.26	m_dsdcc_pl_sb . . . . .	439
2.13.4.2.2.1.27	m_dsdmm_pl_sb . . . . .	439
2.13.4.2.2.1.28	m_dmper . . . . .	439
2.13.4.2.2.1.29	m_wmcfg . . . . .	439
2.13.4.2.2.1.30	m_dsdpa . . . . .	439
2.13.4.2.2.1.31	m_dsdcb . . . . .	439
2.13.4.2.2.1.32	m_dsdcc . . . . .	439
2.13.4.2.2.1.33	m_pva . . . . .	440
2.13.4.2.2.1.34	m_psr . . . . .	440
2.13.4.2.2.1.35	m_npvr . . . . .	440

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.13.4.2.2.1.36	m_npsr . . . . .	440
2.13.4.2.2.1.37	m_pesra0 . . . . .	440
2.13.4.2.2.1.38	m_pesra1 . . . . .	440
2.13.4.2.2.1.39	m_pesrs . . . . .	440
2.13.4.2.2.1.40	m_psdval . . . . .	440
2.13.4.2.2.1.41	m_psdkmask . . . . .	440
2.13.4.2.2.1.42	m_psda_pl . . . . .	440
2.13.4.2.2.1.43	m_psdb_pl . . . . .	440
2.13.4.2.2.1.44	m_psdc_pl . . . . .	440
2.13.4.2.2.1.45	m_psdm_pl . . . . .	440
2.13.4.2.2.1.46	m_psda_pl_sb . . . . .	441
2.13.4.2.2.1.47	m_psdb_pl_sb . . . . .	441
2.13.4.2.2.1.48	m_psdc_pl_sb . . . . .	441
2.13.4.2.2.1.49	m_psdm_pl_sb . . . . .	441
2.13.4.2.2.1.50	m_pmper . . . . .	441
2.13.4.2.2.1.51	m_psda . . . . .	441
2.13.4.2.2.1.52	m_psdb . . . . .	441
2.13.4.2.2.1.53	m_psdc . . . . .	441
2.13.4.2.2.2	struct dsp_plat_cme_map_t . . . . .	441
2.13.4.2.2.2.1	Field Documentation . . . . .	442
2.13.4.2.2.2.2	cme_ctr . . . . .	442
2.13.4.2.2.2.3	cme_dcc . . . . .	442
2.13.4.2.2.2.4	cme_dca . . . . .	442
2.13.4.2.2.2.5	cme_dcr . . . . .	442
2.13.4.2.2.2.6	cme_qcr . . . . .	442
2.13.4.2.2.2.7	cme_dqu1 . . . . .	442
2.13.4.2.2.2.8	cme_dqu2 . . . . .	442
2.13.4.2.2.2.9	cme_qcc . . . . .	442
2.13.4.2.2.2.10	cme_qca . . . . .	442
2.13.4.2.2.2.11	cme_qu1 . . . . .	443
2.13.4.2.2.2.12	cme_qu2 . . . . .	443
2.13.4.2.2.2.13	cme_cc . . . . .	443
2.13.4.2.2.2.14	cme_cs . . . . .	443
2.13.4.2.2.2.15	cme_ca . . . . .	443
2.13.4.2.2.2.16	cme_cr . . . . .	443
2.13.4.2.2.2.17	cme_dst . . . . .	443
2.13.4.2.2.2.18	cme_der . . . . .	443
2.13.4.2.2.2.19	cme_din . . . . .	443
2.13.4.2.2.2.20	cme_dms . . . . .	443
2.13.4.2.2.2.21	cme_dc . . . . .	443
2.13.4.2.2.2.22	cme_ds . . . . .	443
2.13.4.2.2.2.23	cme_da . . . . .	443
2.13.4.2.2.2.24	cme_pst . . . . .	444
2.13.4.2.2.2.25	cme_per . . . . .	444
2.13.4.2.2.2.26	cme_pin . . . . .	444

Section number	Title	Page
2.13.4.2.2.2.27	cme_pms . . . . .	444
2.13.4.2.2.2.28	cme_pc . . . . .	444
2.13.4.2.2.2.29	cme_ps . . . . .	444
2.13.4.2.2.2.30	cme_pa . . . . .	444
2.13.4.2.2.3	struct dsp_plat_epic_map_t . . . . .	444
2.13.4.2.2.3.1	Field Documentation . . . . .	444
2.13.4.2.2.3.2	p_ipl . . . . .	444
2.13.4.2.2.3.3	p_disp . . . . .	444
2.13.4.2.2.3.4	p_trgt . . . . .	445
2.13.4.2.2.3.5	p_elr . . . . .	445
2.13.4.2.2.3.6	p_ipr . . . . .	445
2.13.4.2.2.3.7	p_endis . . . . .	445
2.13.4.2.2.3.8	p_swii . . . . .	445
2.13.4.2.2.3.9	p_di . . . . .	445
2.13.4.2.2.4	struct run_control_map_t . . . . .	445
2.13.4.2.2.4.1	Field Documentation . . . . .	446
2.13.4.2.2.4.2	ccr . . . . .	446
2.13.4.2.2.4.3	cccr . . . . .	446
2.13.4.2.2.4.4	ccd . . . . .	446
2.13.4.2.2.4.5	pc_next . . . . .	446
2.13.4.2.2.4.6	rcr . . . . .	446
2.13.4.2.2.4.7	dmeer . . . . .	446
2.13.4.2.2.4.8	dmrsr . . . . .	446
2.13.4.2.2.4.9	dmcsr . . . . .	446
2.13.4.2.2.4.10	dhrrr . . . . .	446
2.13.4.2.2.4.11	dmrrr . . . . .	446
2.13.4.2.2.4.12	duicr . . . . .	446
2.13.4.2.2.4.13	drasr . . . . .	446
2.13.4.2.2.4.14	desr . . . . .	447
2.13.4.2.2.4.15	sasr . . . . .	447
2.13.4.2.2.4.16	dturev . . . . .	447
2.13.4.2.2.5	struct detector_map_t . . . . .	447
2.13.4.2.2.5.1	Field Documentation . . . . .	447
2.13.4.2.2.5.2	ardcr . . . . .	447
2.13.4.2.2.5.3	depcr . . . . .	447
2.13.4.2.2.5.4	padrra . . . . .	447
2.13.4.2.2.5.5	padrrb . . . . .	447
2.13.4.2.2.6	struct address_and_data_detection_map_t . . . . .	447
2.13.4.2.2.6.1	Field Documentation . . . . .	448
2.13.4.2.2.6.2	detector . . . . .	448
2.13.4.2.2.7	struct indirect_event_unit_map_t . . . . .	448
2.13.4.2.2.7.1	Field Documentation . . . . .	448
2.13.4.2.2.7.2	iectls . . . . .	448
2.13.4.2.2.7.3	iect . . . . .	448
2.13.4.2.2.7.4	ieutr . . . . .	448

Section number	Title	Page
2.13.4.2.2.8	<a href="#">struct triad_unit_map_t</a>	448
2.13.4.2.2.8.1	<a href="#">Field Documentation</a>	448
2.13.4.2.2.8.2	<a href="#">ptcr</a>	448
2.13.4.2.2.8.3	<a href="#">pcvr</a>	448
2.13.4.2.2.8.4	<a href="#">pcsr</a>	449
2.13.4.2.2.9	<a href="#">struct profiling_unit_map_t</a>	449
2.13.4.2.2.9.1	<a href="#">Field Documentation</a>	449
2.13.4.2.2.9.2	<a href="#">pccsr</a>	449
2.13.4.2.2.9.3	<a href="#">triad</a>	449
2.13.4.2.2.9.4	<a href="#">rccr0</a>	449
2.13.4.2.2.9.5	<a href="#">rcvr0</a>	449
2.13.4.2.2.9.6	<a href="#">rerr0</a>	449
2.13.4.2.2.9.7	<a href="#">rcsr0</a>	449
2.13.4.2.2.10	<a href="#">struct trace_unit_map_t</a>	449
2.13.4.2.2.10.1	<a href="#">Field Documentation</a>	450
2.13.4.2.2.10.2	<a href="#">tc1</a>	450
2.13.4.2.2.10.3	<a href="#">trs</a>	450
2.13.4.2.2.10.4	<a href="#">tc3</a>	450
2.13.4.2.2.10.5	<a href="#">tc4</a>	450
2.13.4.2.2.10.6	<a href="#">tpmcr</a>	450
2.13.4.2.2.10.7	<a href="#">twmsk</a>	450
2.13.4.2.2.10.8	<a href="#">tmdati</a>	450
2.13.4.2.2.11	<a href="#">struct dsp_plat_dtu_map_t</a>	450
2.13.4.2.2.12	<a href="#">struct dsp_plat_timer_t</a>	450
2.13.4.2.2.12.1	<a href="#">Field Documentation</a>	451
2.13.4.2.2.12.2	<a href="#">tm_tc</a>	451
2.13.4.2.2.12.3	<a href="#">tm_tp</a>	451
2.13.4.2.2.13	<a href="#">struct dsp_plat_timer_map_t</a>	451
2.13.4.2.2.13.1	<a href="#">Field Documentation</a>	451
2.13.4.2.2.13.2	<a href="#">platform_timer</a>	451
2.13.4.2.2.13.3	<a href="#">tm_tv</a>	451
2.13.4.2.2.13.4	<a href="#">tm_sc</a>	451
2.13.4.2.2.13.5	<a href="#">tm_s</a>	451
2.13.4.2.2.14	<a href="#">struct dsp_plat_map_t</a>	451
2.13.4.2.2.14.1	<a href="#">Field Documentation</a>	452
2.13.4.2.2.14.2	<a href="#">dcache</a>	452
2.13.4.2.2.14.3	<a href="#">icache</a>	452
2.13.4.2.2.14.4	<a href="#">dtu</a>	452
2.13.4.2.2.14.5	<a href="#">mmu</a>	452
2.13.4.2.2.14.6	<a href="#">cme</a>	452
2.13.4.2.2.14.7	<a href="#">epic</a>	452
2.13.4.2.2.14.8	<a href="#">timer</a>	452
2.13.4.3	<a href="#">SC39XX Cluster Memory Maps</a>	452
2.13.4.3.1	<a href="#">Overview</a>	452
2.13.4.3.2	<a href="#">Data Structure Documentation</a>	452

Section number	Title	Page
2.13.4.3.2.1	struct dsp_cluster_wdt_t . . . . .	452
2.13.4.3.2.1.1	Field Documentation . . . . .	453
2.13.4.3.2.1.2	wdtc . . . . .	453
2.13.4.3.2.1.3	wdtpl0 . . . . .	453
2.13.4.3.2.1.4	wdtpl1 . . . . .	453
2.13.4.3.2.1.5	wdtsc . . . . .	453
2.13.4.3.2.1.6	wdtsv0 . . . . .	453
2.13.4.3.2.1.7	wdtsv1 . . . . .	453
2.13.4.3.2.2	struct l2_partition_id_t . . . . .	453
2.13.4.3.2.2.1	Field Documentation . . . . .	453
2.13.4.3.2.2.2	l2pir . . . . .	453
2.13.4.3.2.2.3	l2par . . . . .	454
2.13.4.3.2.2.4	l2pwr . . . . .	454
2.13.4.3.2.3	struct dsp_cluster_l2_map_t . . . . .	454
2.13.4.3.2.3.1	Field Documentation . . . . .	454
2.13.4.3.2.3.2	l2csr0 . . . . .	454
2.13.4.3.2.3.3	l2csr1 . . . . .	454
2.13.4.3.2.3.4	l2cfg0 . . . . .	454
2.13.4.3.2.3.5	l2errinjhi . . . . .	454
2.13.4.3.2.3.6	l2errinjlo . . . . .	454
2.13.4.3.2.3.7	l2errinjctl . . . . .	455
2.13.4.3.2.3.8	l2captdatahi . . . . .	455
2.13.4.3.2.3.9	l2captdatalo . . . . .	455
2.13.4.3.2.3.10	l2captecc . . . . .	455
2.13.4.3.2.3.11	l2errdet . . . . .	455
2.13.4.3.2.3.12	l2errdis . . . . .	455
2.13.4.3.2.3.13	l2errinten . . . . .	455
2.13.4.3.2.3.14	l2errattr . . . . .	455
2.13.4.3.2.3.15	l2erreaddr . . . . .	455
2.13.4.3.2.3.16	l2erraddr . . . . .	455
2.13.4.3.2.3.17	l2errctl . . . . .	455
2.13.4.3.2.4	struct dsp_cluster_map_t . . . . .	455
2.13.5	B4860 LAW . . . . .	456
2.13.5.1	Overview . . . . .	456
2.13.5.2	Data Structure Documentation . . . . .	456
2.13.5.2.1	struct law_init_params_t . . . . .	456
2.13.5.2.1.1	Field Documentation . . . . .	457
2.13.5.2.1.1.1	num_windows . . . . .	457
2.13.5.3	Enumeration Type Documentation . . . . .	457
2.13.5.3.1	law_win_size_t . . . . .	457
2.13.5.3.2	law_win_id_t . . . . .	458
2.13.5.3.3	law_target_id_t . . . . .	458
2.13.5.4	Function Documentation . . . . .	458
2.13.5.4.1	osLawInitialize . . . . .	458
2.13.5.4.2	b486xLawWinAdd . . . . .	458

Section number	Title	Page
2.13.5.4.3	b486xLawWinDisable . . . . .	459
2.13.5.4.4	b486xLawWinFindTid . . . . .	459
2.13.6	DSP Platform Definitions . . . . .	459
2.13.6.1	Overview . . . . .	459
2.13.7	SmartDsp OS Devices . . . . .	460
2.13.7.1	Overview . . . . .	460
2.13.8	Hardware Semaphore API . . . . .	460
2.13.8.1	Overview . . . . .	460
2.13.8.2	Macro Definition Documentation . . . . .	460
2.13.8.2.1	hwSemaphoreIsTaken . . . . .	460
2.13.8.2.2	hwSemaphoreIsFree . . . . .	461
2.13.8.3	Function Documentation . . . . .	461
2.13.8.3.1	hwSemaphoreTake . . . . .	461
2.13.8.3.2	hwSemaphoreIrqTake . . . . .	461
2.13.8.3.3	hwSemaphoreRelease . . . . .	461
2.13.8.3.4	hwSemaphoreIrqRelease . . . . .	462
2.13.8.3.5	hwSemaphoreTryTake . . . . .	462
2.13.8.3.6	hwSemaphoreGetVal . . . . .	462
2.13.8.3.7	hwSemaphoreInitialize . . . . .	463
2.13.9	GPIO (general purpose I/O) API . . . . .	463
2.13.10	IPC (Inter Process Communication) API . . . . .	463
2.13.10.1	Overview . . . . .	463
2.13.11	Heterogeneous API . . . . .	463
2.13.11.1	Overview . . . . .	463
2.13.12	HW Interrupts Map . . . . .	464
2.13.12.1	Overview . . . . .	464
2.13.12.2	B4860 HW Interrupts . . . . .	464
2.13.12.2.1	Overview . . . . .	464
2.13.12.2.2	Macro Definition Documentation . . . . .	472
2.13.12.2.2.1	OS_INT_FROM_CORE0_0 . . . . .	472
2.13.12.2.2.2	OS_INT_FROM_CORE0_1 . . . . .	472
2.13.12.2.2.3	OS_INT_FROM_CORE1_0 . . . . .	472
2.13.12.2.2.4	OS_INT_FROM_CORE1_1 . . . . .	472
2.13.12.2.2.5	OS_INT_FROM_CORE2_0 . . . . .	472
2.13.12.2.2.6	OS_INT_FROM_CORE2_1 . . . . .	472
2.13.12.2.2.7	OS_INT_FROM_CORE3_0 . . . . .	472
2.13.12.2.2.8	OS_INT_FROM_CORE3_1 . . . . .	472
2.13.12.2.2.9	OS_INT_FROM_CORE4_0 . . . . .	473
2.13.12.2.2.10	OS_INT_FROM_CORE4_1 . . . . .	473
2.13.12.2.2.11	OS_INT_FROM_CORE5_0 . . . . .	473
2.13.12.2.2.12	OS_INT_FROM_CORE5_1 . . . . .	473
2.13.12.2.2.13	OS_INT_VIRQ0 . . . . .	473
2.13.12.2.2.14	OS_INT_VIRQ1 . . . . .	473
2.13.12.2.2.15	OS_INT_VIRQ2 . . . . .	473
2.13.12.2.2.16	OS_INT_VIRQ3 . . . . .	473

Section number	Title	Page
2.13.12.2.2.17	OS_INT_VIRQ4	473
2.13.12.2.2.18	OS_INT_VIRQ5	473
2.13.12.2.2.19	OS_INT_VIRQ6	473
2.13.12.2.2.20	OS_INT_VIRQ7	473
2.13.12.2.2.21	OS_INT_VIRQ8	473
2.13.12.2.2.22	OS_INT_VIRQ9	474
2.13.12.2.2.23	OS_INT_VIRQ10	474
2.13.12.2.2.24	OS_INT_VIRQ11	474
2.13.12.2.2.25	OS_INT_VIRQ12	474
2.13.12.2.2.26	OS_INT_VIRQ13	474
2.13.12.2.2.27	OS_INT_VIRQ14	474
2.13.12.2.2.28	OS_INT_VIRQ15	474
2.13.12.2.2.29	OS_INT_VIRQ16	474
2.13.12.2.2.30	OS_INT_VIRQ17	474
2.13.12.2.2.31	OS_INT_VIRQ18	474
2.13.12.2.2.32	OS_INT_VIRQ19	474
2.13.12.2.2.33	OS_INT_VIRQ20	474
2.13.12.2.2.34	OS_INT_VIRQ21	474
2.13.12.2.2.35	OS_INT_VIRQ22	475
2.13.12.2.2.36	OS_INT_VIRQ23	475
2.13.12.2.2.37	OS_INT_VIRQ24	475
2.13.12.2.2.38	OS_INT_VIRQ25	475
2.13.12.2.2.39	OS_INT_VIRQ26	475
2.13.12.2.2.40	OS_INT_VIRQ27	475
2.13.12.2.2.41	OS_INT_VIRQ28	475
2.13.12.2.2.42	OS_INT_VIRQ29	475
2.13.12.2.2.43	OS_INT_VIRQ30	475
2.13.12.2.2.44	OS_INT_VIRQ31	475
2.13.12.2.2.45	OS_INT_MAPLE_0_CH_0	475
2.13.12.2.2.46	OS_INT_MAPLE_0_CH_1	475
2.13.12.2.2.47	OS_INT_MAPLE_0_CH_2	475
2.13.12.2.2.48	OS_INT_MAPLE_0_CH_3	476
2.13.12.2.2.49	OS_INT_MAPLE_0_CH_4	476
2.13.12.2.2.50	OS_INT_MAPLE_0_CH_5	476
2.13.12.2.2.51	OS_INT_MAPLE_0_CH_6	476
2.13.12.2.2.52	OS_INT_MAPLE_0_CH_7	476
2.13.12.2.2.53	OS_INT_MAPLE_0_CH_8	476
2.13.12.2.2.54	OS_INT_MAPLE_0_CH_9	476
2.13.12.2.2.55	OS_INT_MAPLE_0_CH_10	476
2.13.12.2.2.56	OS_INT_MAPLE_0_CH_11	476
2.13.12.2.2.57	OS_INT_MAPLE_0_CH_12	476
2.13.12.2.2.58	OS_INT_MAPLE_0_CH_13	476
2.13.12.2.2.59	OS_INT_MAPLE_0_CH_14	476
2.13.12.2.2.60	OS_INT_MAPLE_0_CH_15	476
2.13.12.2.2.61	OS_INT_MAPLE_0_CH_16	477

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.13.12.2.2.62	OS_INT_MAPLE_0_CH_17	477
2.13.12.2.2.63	OS_INT_MAPLE_0_CH_18	477
2.13.12.2.2.64	OS_INT_MAPLE_0_CH_19	477
2.13.12.2.2.65	OS_INT_MAPLE_0_CH_20	477
2.13.12.2.2.66	OS_INT_MAPLE_0_CH_21	477
2.13.12.2.2.67	OS_INT_MAPLE_0_CH_22	477
2.13.12.2.2.68	OS_INT_MAPLE_0_CH_23	477
2.13.12.2.2.69	OS_INT_MAPLE_0_CH_24	477
2.13.12.2.2.70	OS_INT_MAPLE_0_CH_25	477
2.13.12.2.2.71	OS_INT_MAPLE_0_CH_26	477
2.13.12.2.2.72	OS_INT_MAPLE_0_CH_27	477
2.13.12.2.2.73	OS_INT_MAPLE_0_CH_28	477
2.13.12.2.2.74	OS_INT_MAPLE_0_CH_29	478
2.13.12.2.2.75	OS_INT_MAPLE_0_CH_30	478
2.13.12.2.2.76	OS_INT_MAPLE_0_CH_31	478
2.13.12.2.2.77	OS_INT_MAPLE_1_CH_0	478
2.13.12.2.2.78	OS_INT_MAPLE_1_CH_1	478
2.13.12.2.2.79	OS_INT_MAPLE_1_CH_2	478
2.13.12.2.2.80	OS_INT_MAPLE_1_CH_3	478
2.13.12.2.2.81	OS_INT_MAPLE_1_CH_4	478
2.13.12.2.2.82	OS_INT_MAPLE_1_CH_5	478
2.13.12.2.2.83	OS_INT_MAPLE_1_CH_6	478
2.13.12.2.2.84	OS_INT_MAPLE_1_CH_7	478
2.13.12.2.2.85	OS_INT_MAPLE_1_CH_8	478
2.13.12.2.2.86	OS_INT_MAPLE_1_CH_9	478
2.13.12.2.2.87	OS_INT_MAPLE_1_CH_10	479
2.13.12.2.2.88	OS_INT_MAPLE_1_CH_11	479
2.13.12.2.2.89	OS_INT_MAPLE_1_CH_12	479
2.13.12.2.2.90	OS_INT_MAPLE_1_CH_13	479
2.13.12.2.2.91	OS_INT_MAPLE_1_CH_14	479
2.13.12.2.2.92	OS_INT_MAPLE_1_CH_15	479
2.13.12.2.2.93	OS_INT_MAPLE_1_CH_16	479
2.13.12.2.2.94	OS_INT_MAPLE_1_CH_17	479
2.13.12.2.2.95	OS_INT_MAPLE_1_CH_18	479
2.13.12.2.2.96	OS_INT_MAPLE_1_CH_19	479
2.13.12.2.2.97	OS_INT_MAPLE_1_CH_20	479
2.13.12.2.2.98	OS_INT_MAPLE_1_CH_21	479
2.13.12.2.2.99	OS_INT_MAPLE_1_CH_22	479
2.13.12.2.2.100	OS_INT_MAPLE_1_CH_23	480
2.13.12.2.2.101	OS_INT_MAPLE_1_CH_24	480
2.13.12.2.2.102	OS_INT_MAPLE_1_CH_25	480
2.13.12.2.2.103	OS_INT_MAPLE_1_CH_26	480
2.13.12.2.2.104	OS_INT_MAPLE_1_CH_27	480
2.13.12.2.2.105	OS_INT_MAPLE_1_CH_28	480
2.13.12.2.2.106	OS_INT_MAPLE_1_CH_29	480

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.13.12.2.2.107	OS_INT_MAPLE_1_CH_30 . . . . .	480
2.13.12.2.2.108	OS_INT_MAPLE_1_CH_31 . . . . .	480
2.13.12.2.2.109	OS_INT_MAPLE_2_CH_0 . . . . .	480
2.13.12.2.2.110	OS_INT_MAPLE_2_CH_1 . . . . .	480
2.13.12.2.2.111	OS_INT_MAPLE_2_CH_2 . . . . .	480
2.13.12.2.2.112	OS_INT_MAPLE_2_CH_3 . . . . .	480
2.13.12.2.2.113	OS_INT_MAPLE_2_CH_4 . . . . .	481
2.13.12.2.2.114	OS_INT_MAPLE_2_CH_5 . . . . .	481
2.13.12.2.2.115	OS_INT_MAPLE_2_CH_6 . . . . .	481
2.13.12.2.2.116	OS_INT_MAPLE_2_CH_7 . . . . .	481
2.13.12.2.2.117	OS_INT_MAPLE_2_CH_8 . . . . .	481
2.13.12.2.2.118	OS_INT_MAPLE_2_CH_9 . . . . .	481
2.13.12.2.2.119	OS_INT_MAPLE_2_CH_10 . . . . .	481
2.13.12.2.2.120	OS_INT_MAPLE_2_CH_11 . . . . .	481
2.13.12.2.2.121	OS_INT_MAPLE_2_CH_12 . . . . .	481
2.13.12.2.2.122	OS_INT_MAPLE_2_CH_13 . . . . .	481
2.13.12.2.2.123	OS_INT_MAPLE_2_CH_14 . . . . .	481
2.13.12.2.2.124	OS_INT_MAPLE_2_CH_15 . . . . .	481
2.13.12.2.2.125	OS_INT_MAPLE_2_CH_16 . . . . .	481
2.13.12.2.2.126	OS_INT_MAPLE_2_CH_17 . . . . .	482
2.13.12.2.2.127	OS_INT_MAPLE_2_CH_18 . . . . .	482
2.13.12.2.2.128	OS_INT_MAPLE_2_CH_19 . . . . .	482
2.13.12.2.2.129	OS_INT_MAPLE_2_CH_20 . . . . .	482
2.13.12.2.2.130	OS_INT_MAPLE_2_CH_21 . . . . .	482
2.13.12.2.2.131	OS_INT_MAPLE_2_CH_22 . . . . .	482
2.13.12.2.2.132	OS_INT_MAPLE_2_CH_23 . . . . .	482
2.13.12.2.2.133	OS_INT_MAPLE_2_CH_24 . . . . .	482
2.13.12.2.2.134	OS_INT_MAPLE_2_CH_25 . . . . .	482
2.13.12.2.2.135	OS_INT_MAPLE_2_CH_26 . . . . .	482
2.13.12.2.2.136	OS_INT_MAPLE_2_CH_27 . . . . .	482
2.13.12.2.2.137	OS_INT_MAPLE_2_CH_28 . . . . .	482
2.13.12.2.2.138	OS_INT_MAPLE_2_CH_29 . . . . .	482
2.13.12.2.2.139	OS_INT_MAPLE_2_CH_30 . . . . .	483
2.13.12.2.2.140	OS_INT_MAPLE_2_CH_31 . . . . .	483
2.13.12.2.2.141	OS_INT_MAPLE_2_SYS_ERR . . . . .	483
2.13.12.2.2.142	OS_INT_MAPLE_2_ECC_ERR . . . . .	483
2.13.12.2.2.143	OS_INT_MAPLE_0_SYS_ERR . . . . .	483
2.13.12.2.2.144	OS_INT_MAPLE_0_ECC_ERR . . . . .	483
2.13.12.2.2.145	OS_INT_MAPLE_1_SYS_ERR . . . . .	483
2.13.12.2.2.146	OS_INT_MAPLE_1_ECC_ERR . . . . .	483
2.13.12.2.2.147	OS_INT_CPRI_0 . . . . .	483
2.13.12.2.2.148	OS_INT_CPRI_1 . . . . .	483
2.13.12.2.2.149	OS_INT_CPRI_2 . . . . .	483
2.13.12.2.2.150	OS_INT_CPRI_3 . . . . .	483
2.13.12.2.2.151	OS_INT_CPRI_4 . . . . .	483

<b>Section number</b>	<b>Title</b>	<b>Page</b>
2.13.12.2.2.152	OS_INT_CPRI_5 . . . . .	484
2.13.12.2.2.153	OS_INT_CPRI_6 . . . . .	484
2.13.12.2.2.154	OS_INT_CPRI_7 . . . . .	484
2.13.12.2.2.155	OS_INT_CPRI_8 . . . . .	484
2.13.12.2.2.156	OS_INT_CPRI_9 . . . . .	484
2.13.12.2.2.157	OS_INT_CPRI_10 . . . . .	484
2.13.12.2.2.158	OS_INT_CPRI_11 . . . . .	484
2.13.12.2.2.159	OS_INT_CPRI_12 . . . . .	484
2.13.12.2.2.160	OS_INT_CPRI_13 . . . . .	484
2.13.12.2.2.161	OS_INT_CPRI_14 . . . . .	484
2.13.12.2.2.162	OS_INT_CPRI_15 . . . . .	484
2.13.12.2.2.163	OS_INT_CPRI_0_RX_CTRL . . . . .	484
2.13.12.2.2.164	OS_INT_CPRI_1_RX_CTRL . . . . .	484
2.13.12.2.2.165	OS_INT_CPRI_2_RX_CTRL . . . . .	485
2.13.12.2.2.166	OS_INT_CPRI_3_RX_CTRL . . . . .	485
2.13.12.2.2.167	OS_INT_CPRI_4_RX_CTRL . . . . .	485
2.13.12.2.2.168	OS_INT_CPRI_5_RX_CTRL . . . . .	485
2.13.12.2.2.169	OS_INT_CPRI_6_RX_CTRL . . . . .	485
2.13.12.2.2.170	OS_INT_CPRI_7_RX_CTRL . . . . .	485
2.13.12.2.2.171	OS_INT_CPRI_0_TX_CTRL . . . . .	485
2.13.12.2.2.172	OS_INT_CPRI_1_TX_CTRL . . . . .	485
2.13.12.2.2.173	OS_INT_CPRI_2_TX_CTRL . . . . .	485
2.13.12.2.2.174	OS_INT_CPRI_3_TX_CTRL . . . . .	485
2.13.12.2.2.175	OS_INT_CPRI_4_TX_CTRL . . . . .	485
2.13.12.2.2.176	OS_INT_CPRI_5_TX_CTRL . . . . .	485
2.13.12.2.2.177	OS_INT_CPRI_6_TX_CTRL . . . . .	485
2.13.12.2.2.178	OS_INT_CPRI_7_TX_CTRL . . . . .	486
2.13.12.2.2.179	OS_INT_CPRI_0_RX_TIMING . . . . .	486
2.13.12.2.2.180	OS_INT_CPRI_1_RX_TIMING . . . . .	486
2.13.12.2.2.181	OS_INT_CPRI_2_RX_TIMING . . . . .	486
2.13.12.2.2.182	OS_INT_CPRI_3_RX_TIMING . . . . .	486
2.13.12.2.2.183	OS_INT_CPRI_4_RX_TIMING . . . . .	486
2.13.12.2.2.184	OS_INT_CPRI_5_RX_TIMING . . . . .	486
2.13.12.2.2.185	OS_INT_CPRI_6_RX_TIMING . . . . .	486
2.13.12.2.2.186	OS_INT_CPRI_7_RX_TIMING . . . . .	486
2.13.12.2.2.187	OS_INT_CPRI_0_TX_TIMING . . . . .	486
2.13.12.2.2.188	OS_INT_CPRI_1_TX_TIMING . . . . .	486
2.13.12.2.2.189	OS_INT_CPRI_2_TX_TIMING . . . . .	486
2.13.12.2.2.190	OS_INT_CPRI_3_TX_TIMING . . . . .	486
2.13.12.2.2.191	OS_INT_CPRI_4_TX_TIMING . . . . .	487
2.13.12.2.2.192	OS_INT_CPRI_5_TX_TIMING . . . . .	487
2.13.12.2.2.193	OS_INT_CPRI_6_TX_TIMING . . . . .	487
2.13.12.2.2.194	OS_INT_CPRI_7_TX_TIMING . . . . .	487
2.13.12.2.2.195	OS_INT_CPRI_GEN_ERR . . . . .	487
2.13.12.2.2.196	OS_INT_EPU1 . . . . .	487

Section number	Title	Page
2.13.12.2.2.197	OS_INT_EPU2 . . . . .	487
2.13.12.2.2.198	OS_INT_SOC_TIMER_0_CH_0 . . . . .	487
2.13.12.2.2.199	OS_INT_SOC_TIMER_0_CH_1 . . . . .	487
2.13.12.2.2.200	OS_INT_SOC_TIMER_0_CH_2 . . . . .	487
2.13.12.2.2.201	OS_INT_SOC_TIMER_0_CH_3 . . . . .	487
2.13.12.2.2.202	OS_INT_SOC_TIMER_1_CH_0 . . . . .	487
2.13.12.2.2.203	OS_INT_SOC_TIMER_1_CH_1 . . . . .	487
2.13.12.2.2.204	OS_INT_SOC_TIMER_1_CH_2 . . . . .	488
2.13.12.2.2.205	OS_INT_SOC_TIMER_1_CH_3 . . . . .	488
2.13.12.2.2.206	OS_INT_SOC_TIMER_2_CH_0 . . . . .	488
2.13.12.2.2.207	OS_INT_SOC_TIMER_2_CH_1 . . . . .	488
2.13.12.2.2.208	OS_INT_SOC_TIMER_2_CH_2 . . . . .	488
2.13.12.2.2.209	OS_INT_SOC_TIMER_2_CH_3 . . . . .	488
2.13.12.2.2.210	OS_INT_SOC_TIMER_3_CH_0 . . . . .	488
2.13.12.2.2.211	OS_INT_SOC_TIMER_3_CH_1 . . . . .	488
2.13.12.2.2.212	OS_INT_SOC_TIMER_3_CH_2 . . . . .	488
2.13.12.2.2.213	OS_INT_SOC_TIMER_3_CH_3 . . . . .	488
2.13.12.2.2.214	OS_INT_SOC_TIMER_4_CH_0 . . . . .	488
2.13.12.2.2.215	OS_INT_SOC_TIMER_4_CH_1 . . . . .	488
2.13.12.2.2.216	OS_INT_SOC_TIMER_4_CH_2 . . . . .	488
2.13.12.2.2.217	OS_INT_SOC_TIMER_4_CH_3 . . . . .	489
2.13.12.2.2.218	OS_INT_SOC_TIMER_5_CH_0 . . . . .	489
2.13.12.2.2.219	OS_INT_SOC_TIMER_5_CH_1 . . . . .	489
2.13.12.2.2.220	OS_INT_SOC_TIMER_5_CH_2 . . . . .	489
2.13.12.2.2.221	OS_INT_SOC_TIMER_5_CH_3 . . . . .	489
2.13.12.2.2.222	OS_INT_SOC_TIMER_6_CH_0 . . . . .	489
2.13.12.2.2.223	OS_INT_SOC_TIMER_6_CH_1 . . . . .	489
2.13.12.2.2.224	OS_INT_SOC_TIMER_6_CH_2 . . . . .	489
2.13.12.2.2.225	OS_INT_SOC_TIMER_6_CH_3 . . . . .	489
2.13.12.2.2.226	OS_INT_SOC_TIMER_7_CH_0 . . . . .	489
2.13.12.2.2.227	OS_INT_SOC_TIMER_7_CH_1 . . . . .	489
2.13.12.2.2.228	OS_INT_SOC_TIMER_7_CH_2 . . . . .	489
2.13.12.2.2.229	OS_INT_SOC_TIMER_7_CH_3 . . . . .	489
2.13.12.2.2.230	OS_INT_SOC_TIMER_8_CH_0 . . . . .	490
2.13.12.2.2.231	OS_INT_SOC_TIMER_8_CH_1 . . . . .	490
2.13.12.2.2.232	OS_INT_SOC_TIMER_8_CH_2 . . . . .	490
2.13.12.2.2.233	OS_INT_SOC_TIMER_8_CH_3 . . . . .	490
2.13.12.2.2.234	OS_INT_SOC_TIMER_9_CH_0 . . . . .	490
2.13.12.2.2.235	OS_INT_SOC_TIMER_9_CH_1 . . . . .	490
2.13.12.2.2.236	OS_INT_SOC_TIMER_9_CH_2 . . . . .	490
2.13.12.2.2.237	OS_INT_SOC_TIMER_9_CH_3 . . . . .	490
2.13.12.2.2.238	OS_INT_SOC_TIMER_10_CH_0 . . . . .	490
2.13.12.2.2.239	OS_INT_SOC_TIMER_10_CH_1 . . . . .	490
2.13.12.2.2.240	OS_INT_SOC_TIMER_10_CH_2 . . . . .	490
2.13.12.2.2.241	OS_INT_SOC_TIMER_10_CH_3 . . . . .	490

Section number	Title	Page
2.13.12.2.2.242	OS_INT_SOC_TIMER_11_CH_0	490
2.13.12.2.2.243	OS_INT_SOC_TIMER_11_CH_1	491
2.13.12.2.2.244	OS_INT_SOC_TIMER_11_CH_2	491
2.13.12.2.2.245	OS_INT_SOC_TIMER_11_CH_3	491
2.13.12.2.2.246	OS_INT_SOC_TIMER_12_CH_0	491
2.13.12.2.2.247	OS_INT_SOC_TIMER_12_CH_1	491
2.13.12.2.2.248	OS_INT_SOC_TIMER_12_CH_2	491
2.13.12.2.2.249	OS_INT_SOC_TIMER_12_CH_3	491
2.13.12.2.2.250	OS_INT_SOC_TIMER_13_CH_0	491
2.13.12.2.2.251	OS_INT_SOC_TIMER_13_CH_1	491
2.13.12.2.2.252	OS_INT_SOC_TIMER_13_CH_2	491
2.13.12.2.2.253	OS_INT_SOC_TIMER_13_CH_3	491
2.13.12.2.2.254	OS_INT_SOC_TIMER_14_CH_0	491
2.13.12.2.2.255	OS_INT_SOC_TIMER_14_CH_1	491
2.13.12.2.2.256	OS_INT_SOC_TIMER_14_CH_2	492
2.13.12.2.2.257	OS_INT_SOC_TIMER_14_CH_3	492
2.13.12.2.2.258	OS_INT_SOC_TIMER_15_CH_0	492
2.13.12.2.2.259	OS_INT_SOC_TIMER_15_CH_1	492
2.13.12.2.2.260	OS_INT_SOC_TIMER_15_CH_2	492
2.13.12.2.2.261	OS_INT_SOC_TIMER_15_CH_3	492
2.13.12.2.2.262	OS_INT_GCR_TIMER_16	492
2.13.12.2.2.263	OS_INT_GCR_TIMER_17	492
2.13.12.2.2.264	OS_INT_GCR_TIMER_18	492
2.13.12.2.2.265	OS_INT_GCR_TIMER_19	492
2.13.12.2.2.266	OS_INT_GCR_TIMER_20	492
2.13.12.2.2.267	OS_INT_GCR_TIMER_21	492
2.13.12.2.2.268	OS_INT_GCR_TIMER_22	492
2.13.12.2.2.269	OS_INT_GCR_TIMER_23	493
2.13.12.2.2.270	OS_INT_GCR_TIMER_24	493
2.13.12.2.2.271	OS_INT_GCR_TIMER_25	493
2.13.12.2.2.272	OS_INT_GCR_TIMER_26	493
2.13.12.2.2.273	OS_INT_GCR_TIMER_27	493
2.13.12.2.2.274	OS_INT_GCR_TIMER_28	493
2.13.12.2.2.275	OS_INT_GCR_TIMER_29	493
2.13.12.2.2.276	OS_INT_GCR_TIMER_30	493
2.13.12.2.2.277	OS_INT_GCR_TIMER_31	493
2.13.12.2.2.278	OS_INT_TRAP0	493
2.13.12.2.2.279	OS_INT_TRAP1	493
2.13.12.2.2.280	OS_INT_ILLEGAL	493
2.13.12.2.2.281	OS_INT_IRRECOVERABLE	493
2.13.12.2.2.282	OS_INT_IMMUAE	494
2.13.12.2.2.283	OS_INT_DMMUAE	494
2.13.12.2.2.284	OS_INT_DEBUG0	494
2.13.12.2.2.285	OS_INT_DEBUG1	494
2.13.12.2.2.286	OS_INT_DEBUG2	494

Section number	Title	Page
2.13.12.2.2.287	OS_INT_DEBUG3 . . . . .	494
2.13.12.2.2.288	OS_INT_SWBE . . . . .	494
2.13.12.2.2.289	OS_INT_RTEST . . . . .	494
2.13.12.2.2.290	OS_INT_HWDE . . . . .	494
2.13.12.2.2.291	OS_INT_PHWDE . . . . .	494
2.13.12.2.2.292	EPIC_INTERRUPTS_OFFSET . . . . .	494
2.13.12.2.2.293	OS_INT_CBE . . . . .	494
2.13.12.2.2.294	OS_INT_WE . . . . .	494
2.13.12.2.2.295	OS_INT_ICGE . . . . .	495
2.13.12.2.2.296	OS_INT_L2E . . . . .	495
2.13.12.2.2.297	OS_INT_AXI2ELINK0_ERR . . . . .	495
2.13.12.2.2.298	OS_INT_AXI2ELINK1_ERR . . . . .	495
2.13.12.2.2.299	OS_INT_CMS . . . . .	495
2.13.12.2.2.300	OS_INT_CGMS . . . . .	495
2.13.12.2.2.301	OS_INT_WDTI . . . . .	495
2.13.12.2.2.302	OS_INT_MS . . . . .	495
2.13.12.2.2.303	OS_INT_GMS . . . . .	495
2.13.12.2.2.304	OS_INT_MMS . . . . .	495
2.13.12.2.2.305	OS_INT_I_TM0 . . . . .	495
2.13.12.2.2.306	OS_INT_I_TM1 . . . . .	495
2.13.12.2.2.307	OS_INT_I_TM2 . . . . .	495
2.13.12.2.2.308	OS_INT_I_TM3 . . . . .	496
2.13.12.2.2.309	OS_INT_CBC . . . . .	496
2.13.12.2.2.310	OS_INT_AXI2ELINK0_MON . . . . .	496
2.13.12.2.2.311	OS_INT_AXI2ELINK1_MON . . . . .	496
2.13.12.2.2.312	OS_INT_IRQ_0 . . . . .	496
2.13.12.2.2.313	OS_INT_IRQ_1 . . . . .	496
2.13.12.2.2.314	OS_INT_IRQ_2 . . . . .	496
2.13.12.2.2.315	OS_INT_IRQ_3 . . . . .	496
2.13.12.2.2.316	OS_INT_IRQ_4 . . . . .	496
2.13.12.2.2.317	OS_INT_IRQ_5 . . . . .	496
2.13.12.2.2.318	OS_INT_IRQ_6 . . . . .	496
2.13.12.2.2.319	OS_INT_IRQ_7 . . . . .	496
2.13.12.2.2.320	OS_INT_IRQ_8 . . . . .	496
2.13.12.2.2.321	OS_INT_IRQ_9 . . . . .	497
2.13.12.2.2.322	OS_INT_IRQ_10 . . . . .	497
2.13.12.2.2.323	OS_INT_IRQ_11 . . . . .	497
2.13.12.2.2.324	OS_INT_MPIC_CI . . . . .	497
2.13.12.2.2.325	OS_INT_MPIC . . . . .	497
2.13.12.2.2.326	EPIC_EDGE_INTERRUPT_START . . . . .	497
2.13.12.2.2.327	EPIC_EDGE_INTERRUPT_END . . . . .	497
2.13.12.2.2.328	EPIC_INTERNAL_INTERRUPT_END . . . . .	497
2.13.12.2.2.329	OS_HWI_DEFAULT_DISPATCHER . . . . .	497
2.13.12.2.2.330	OS_SWI_DEFALT_DISPATCHER . . . . .	497
2.13.12.2.2.331	OS_TASK_DEFALT_DISPATCHER . . . . .	497

Section number	Title	Page
2.13.13	B4860 L1 Defense . . . . .	498
2.13.13.1	Overview . . . . .	498
2.13.13.2	Data Structure Documentation . . . . .	498
2.13.13.2.1	struct maple_allocated_buffers_t . . . . .	498
2.13.13.2.1.1	Field Documentation . . . . .	498
2.13.13.2.1.1.1	core_id . . . . .	498
2.13.13.2.1.1.2	buffer . . . . .	499
2.13.13.2.2	struct maple_data_t . . . . .	499
2.13.13.2.3	struct l1d_data_t . . . . .	499
2.13.13.2.3.1	Field Documentation . . . . .	499
2.13.13.2.3.1.1	start_validation_value . . . . .	499
2.13.13.2.3.1.2	maple_data . . . . .	499
2.13.13.2.3.1.3	end_validation_value . . . . .	499
2.13.13.2.4	struct l1d_init_params_t . . . . .	499
2.13.13.2.4.1	Field Documentation . . . . .	500
2.13.13.2.4.1.1	enabled_modes . . . . .	500
2.13.13.2.4.1.2	hwi_num . . . . .	500
2.13.13.2.5	struct l1d_clean_params_t . . . . .	500
2.13.13.2.5.1	Field Documentation . . . . .	500
2.13.13.2.5.1.1	l2_cache . . . . .	500
2.13.13.2.5.1.2	maple . . . . .	500
2.13.13.2.5.1.3	cpri . . . . .	500
2.13.13.2.5.1.4	mpic_dsp . . . . .	500
2.13.13.2.5.1.5	debug_print . . . . .	500
2.13.13.2.5.1.6	ocn_dma . . . . .	501
2.13.13.2.6	struct maple3_clean_param_t . . . . .	501
2.13.13.3	Typedef Documentation . . . . .	501
2.13.13.3.1	maple3_config_func_t . . . . .	501
2.13.13.4	Function Documentation . . . . .	501
2.13.13.4.1	osL1dResetFlowSet . . . . .	501
2.13.13.4.2	osL1dInitialize . . . . .	501
2.13.13.4.3	osL1dResetRequest . . . . .	502
2.13.13.4.4	osL1dHardwareClean . . . . .	502
2.13.13.4.5	osL1dGetMapleResetStatus . . . . .	502
<b>2.14</b>	<b>MPIC Module API . . . . .</b>	<b>502</b>
2.14.1	Overview . . . . .	502
2.14.2	MPIC B486x Initialization API . . . . .	503
2.14.2.1	Overview . . . . .	503
2.14.2.2	Macro Definition Documentation . . . . .	511
2.14.2.2.1	NUM_OF_MPIC_IPI_CORES . . . . .	511
2.14.2.2.2	MPIC_NUM_OF_EXT_INTRS . . . . .	511
2.14.2.2.3	MPIC_NUM_OF_INT_INTRS . . . . .	511
2.14.2.2.4	MPIC_NUM_OF_TIMERS . . . . .	511
2.14.2.2.5	MPIC_NUM_OF_MSG_INTRS . . . . .	511

Section number	Title	Page
2.14.2.2.6	<a href="#">MPIC_NUM_OF_SMSG_INTRS</a>	511
2.14.2.2.7	<a href="#">MPIC_NUM_OF_IPI_EVENTS</a>	511
2.14.2.2.8	<a href="#">MPIC_NUM_OF_LOW_INT_INTRS</a>	511
2.14.2.2.9	<a href="#">MPIC_MAX_NUM_OF_INTR_SRC</a>	511
2.14.2.2.10	<a href="#">MPIC_MULTI_SRC_INTERNAL_INTERRUPTS</a>	512
2.14.2.2.11	<a href="#">MPIC_MULTI_SRC_INTERNAL_INTERRUPTS_COUNT</a>	512
2.14.2.2.12	<a href="#">MPIC_INTR</a>	512
2.14.2.2.13	<a href="#">MPIC_INTR_TO_IDX</a>	512
2.14.2.3	<a href="#">Enumeration Type Documentation</a>	512
2.14.2.3.1	<a href="#">os_mpic_intr_groups_t</a>	512
2.14.2.3.2	<a href="#">os_mpic_intr_id_t</a>	512
2.14.3	<a href="#">MPIC runtime API</a>	520
2.14.3.1	<a href="#">Overview</a>	520
2.14.3.2	<a href="#">Data Structure Documentation</a>	521
2.14.3.2.1	<a href="#">struct os_mpic_intr_params_t</a>	521
2.14.3.2.1.1	<a href="#">Field Documentation</a>	521
2.14.3.2.1.1.1	<a href="#">priority</a>	521
2.14.3.2.1.1.2	<a href="#">target</a>	521
2.14.3.2.1.1.3	<a href="#">sense</a>	522
2.14.3.2.1.1.4	<a href="#">polarity</a>	522
2.14.3.2.2	<a href="#">struct os_mpic_isr_entry_t</a>	522
2.14.3.2.2.1	<a href="#">Field Documentation</a>	522
2.14.3.2.2.1.1	<a href="#">isr</a>	522
2.14.3.2.2.1.2	<a href="#">arg</a>	522
2.14.3.3	<a href="#">Macro Definition Documentation</a>	522
2.14.3.3.1	<a href="#">OS_VPR_PRIORITY_SET</a>	522
2.14.3.3.2	<a href="#">OS_MPIC_DEFAULT_PRIORITY</a>	522
2.14.3.3.3	<a href="#">OS_MPIC_DEFAULT_POLARITY</a>	522
2.14.3.3.4	<a href="#">OS_MPIC_DEFAULT_SENSE</a>	523
2.14.3.3.5	<a href="#">OS_MPIC_DEFAULT_TARGET</a>	523
2.14.3.3.6	<a href="#">osMplicSetIntr</a>	523
2.14.3.4	<a href="#">Enumeration Type Documentation</a>	523
2.14.3.4.1	<a href="#">os_mpic_intr_target_t</a>	523
2.14.3.4.2	<a href="#">os_mpic_intr_sense_t</a>	523
2.14.3.4.3	<a href="#">os_mpic_intr_polarity_t</a>	523
2.14.3.5	<a href="#">Function Documentation</a>	524
2.14.3.5.1	<a href="#">osMplicSetConfigIntr</a>	524
2.14.3.5.2	<a href="#">osMplicWriteMessage</a>	524
2.14.3.5.3	<a href="#">osMplicReadMessage</a>	525
2.14.3.5.4	<a href="#">osMplicReset</a>	525
2.14.3.5.5	<a href="#">osMplicEnableIntr</a>	526
2.14.3.5.6	<a href="#">osMplicDisableIntr</a>	526
2.14.3.5.7	<a href="#">osMplicWriteMsi</a>	526
2.14.3.5.8	<a href="#">osMplicMsiCoalescingConfig</a>	526
2.14.3.5.9	<a href="#">osMplicReadMsiSignalRegister</a>	527

Section number	Title	Page
2.14.3.5.10	osMpicFreeIntr . . . . .	527
2.14.3.5.11	osMpicFindMsiIntr . . . . .	527

## Chapter 3 Drivers

<b>3.1</b>	<b>Overview . . . . .</b>	<b>529</b>
<b>3.2</b>	<b>CPRI Module API . . . . .</b>	<b>529</b>
3.2.1	Overview . . . . .	529
3.2.2	CPRI initialization . . . . .	529
3.2.2.1	Overview . . . . .	529
3.2.2.2	Data Structure Documentation . . . . .	534
3.2.2.2.1	struct cpri_multicast_params_t . . . . .	534
3.2.2.2.1.1	Field Documentation . . . . .	534
3.2.2.2.1.1.1	multicast_mode . . . . .	534
3.2.2.2.1.1.2	unicast_receive_transaction_size . . . . .	534
3.2.2.2.1.1.3	rx_buffer_size . . . . .	534
3.2.2.2.1.1.4	threshold . . . . .	534
3.2.2.2.2	struct mapping_table_entry_t . . . . .	534
3.2.2.2.2.1	Field Documentation . . . . .	535
3.2.2.2.2.1.1	width0 . . . . .	535
3.2.2.2.2.1.2	position0 . . . . .	535
3.2.2.2.2.1.3	axc0 . . . . .	535
3.2.2.2.2.1.4	enable0 . . . . .	535
3.2.2.2.2.1.5	width1 . . . . .	535
3.2.2.2.2.1.6	position1 . . . . .	535
3.2.2.2.2.1.7	axc1 . . . . .	535
3.2.2.2.2.1.8	enable1 . . . . .	535
3.2.2.2.3	struct mapping_params_t . . . . .	535
3.2.2.2.3.1	Field Documentation . . . . .	536
3.2.2.2.3.1.1	mapping_mode . . . . .	536
3.2.2.2.3.1.2	axc_oversampling_factor . . . . .	536
3.2.2.2.3.1.3	mapping_table_configuration . . . . .	536
3.2.2.2.3.1.4	rx_mapping_table . . . . .	536
3.2.2.2.3.1.5	tx_mapping_table . . . . .	536
3.2.2.2.3.1.6	tx_table_size . . . . .	536
3.2.2.2.3.1.7	rx_table_size . . . . .	536
3.2.2.2.4	struct cpri_iq_init_params_t . . . . .	536
3.2.2.2.4.1	Field Documentation . . . . .	537
3.2.2.2.4.1.1	tx_axc_number . . . . .	537
3.2.2.2.4.1.2	rx_axc_number . . . . .	537
3.2.2.2.4.1.3	participating_cores . . . . .	538

Section number	Title	Page
3.2.2.2.4.1.4	initializing_core . . . . .	538
3.2.2.2.4.1.5	axc_tx_active . . . . .	538
3.2.2.2.4.1.6	axc_rx_active . . . . .	538
3.2.2.2.4.1.7	axc_tx_summing_active . . . . .	538
3.2.2.2.4.1.8	axc_rx_forwarding_active . . . . .	538
3.2.2.2.4.1.9	axc_tx_active_dma . . . . .	538
3.2.2.2.4.1.10	axc_rx_active_dma . . . . .	538
3.2.2.2.4.1.11	auxiliary_mode . . . . .	538
3.2.2.2.4.1.12	transmit_sync_active . . . . .	538
3.2.2.2.4.1.13	transmit_iq_sync . . . . .	538
3.2.2.2.4.1.14	receive_iq_sync . . . . .	538
3.2.2.2.4.1.15	map_tx_hf_resync . . . . .	539
3.2.2.2.4.1.16	map_rx_hf_resync . . . . .	539
3.2.2.2.4.1.17	start_tx_hf_resync . . . . .	539
3.2.2.2.4.1.18	tx_shared_mode . . . . .	539
3.2.2.2.4.1.19	dual_bandwidth_mode . . . . .	539
3.2.2.2.4.1.20	mapping_params . . . . .	539
3.2.2.2.4.1.21	multicast_params . . . . .	539
3.2.2.2.4.1.22	sample_width . . . . .	539
3.2.2.2.4.1.23	tx_transaction_size . . . . .	539
3.2.2.2.4.1.24	rx_transaction_size . . . . .	539
3.2.2.2.4.1.25	rx_buffer_size . . . . .	539
3.2.2.2.4.1.26	tx_buffer_size . . . . .	539
3.2.2.2.4.1.27	tx_first_threshold . . . . .	539
3.2.2.2.4.1.28	tx_second_threshold . . . . .	540
3.2.2.2.4.1.29	rx_first_threshold . . . . .	540
3.2.2.2.4.1.30	rx_second_threshold . . . . .	540
3.2.2.2.4.1.31	tx_threshold . . . . .	540
3.2.2.2.4.1.32	rx_threshold . . . . .	540
3.2.2.2.4.1.33	map_tx_offset_z . . . . .	540
3.2.2.2.4.1.34	map_tx_offset_x . . . . .	540
3.2.2.2.4.1.35	map_rx_offset_z . . . . .	540
3.2.2.2.4.1.36	map_rx_offset_x . . . . .	540
3.2.2.2.4.1.37	start_tx_offset_z . . . . .	540
3.2.2.2.4.1.38	start_tx_offset_x . . . . .	540
3.2.2.2.4.1.39	auxiliary_mask . . . . .	540
3.2.2.2.4.1.40	auxiliary_mask_size . . . . .	540
3.2.2.2.4.1.41	rx_symbol_awareness_int . . . . .	541
3.2.2.2.4.1.42	rx_2nd_dest_symbol_awareness_int . . . . .	541
3.2.2.2.4.1.43	tx_symbol_awareness_int . . . . .	541
3.2.2.2.4.1.44	warm_reset_enable . . . . .	541
3.2.2.2.4.1.45	transmit_iq_sample_count . . . . .	541
3.2.2.2.5	struct cpri_iq_additional_params_t . . . . .	541
3.2.2.2.5.1	Field Documentation . . . . .	541
3.2.2.2.5.1.1	rx_transparent_mode . . . . .	541

Section number	Title	Page
3.2.2.2.5.1.2	<code>tx_transparent_mode</code>	541
3.2.2.2.6	<code>struct cpri_vss_init_params_t</code>	541
3.2.2.2.6.1	Field Documentation	542
3.2.2.2.6.1.1	<code>initializing_core</code>	542
3.2.2.2.6.1.2	<code>tx_transaction_size</code>	542
3.2.2.2.6.1.3	<code>rx_transaction_size</code>	542
3.2.2.2.6.1.4	<code>tx_buffer_size</code>	542
3.2.2.2.6.1.5	<code>rx_buffer_size</code>	542
3.2.2.2.6.1.6	<code>tx_threshold</code>	542
3.2.2.2.6.1.7	<code>rx_threshold</code>	542
3.2.2.2.7	<code>struct cpri_ethernet_init_params_t</code>	542
3.2.2.2.7.1	Field Documentation	543
3.2.2.2.7.1.1	<code>initializing_core</code>	543
3.2.2.2.7.1.2	<code>tx_crc_enable</code>	543
3.2.2.2.7.1.3	<code>rx_crc_enable</code>	543
3.2.2.2.7.1.4	<code>rx_long_ethernet_frame_ena</code>	543
3.2.2.2.7.1.5	<code>rx_illegal_preamble_dis_ena</code>	543
3.2.2.2.7.1.6	<code>rx_broadcast_enable</code>	543
3.2.2.2.7.1.7	<code>rx_multicast_enable</code>	543
3.2.2.2.7.1.8	<code>rx_mac_address_check</code>	544
3.2.2.2.7.1.9	<code>tx_store_and_forward_enable</code>	544
3.2.2.2.7.1.10	<code>rx_packet_length_chk_enable</code>	544
3.2.2.2.7.1.11	<code>little_endian_selection</code>	544
3.2.2.2.7.1.12	<code>tx_interrupt_en</code>	544
3.2.2.2.7.1.13	<code>tx_coherency_en</code>	544
3.2.2.2.7.1.14	<code>rx_interrupt_en</code>	544
3.2.2.2.7.1.15	<code>mac_address_lsb</code>	544
3.2.2.2.7.1.16	<code>mac_address_msb</code>	544
3.2.2.2.7.1.17	<code>rx_buffer_size</code>	544
3.2.2.2.7.1.18	<code>hash_filter</code>	544
3.2.2.2.7.1.19	<code>tx_bd_ring_size</code>	544
3.2.2.2.7.1.20	<code>rx_bd_ring_size</code>	545
3.2.2.2.7.1.21	<code>tx_coalescing_threshold</code>	545
3.2.2.2.7.1.22	<code>rx_coalescing_threshold</code>	545
3.2.2.2.7.1.23	<code>tx_heap</code>	545
3.2.2.2.7.1.24	<code>rx_heap</code>	545
3.2.2.2.8	<code>struct cpri_hdlc_init_params_t</code>	545
3.2.2.2.8.1	Field Documentation	546
3.2.2.2.8.1.1	<code>initializing_core</code>	546
3.2.2.2.8.1.2	<code>tx_crc_enable</code>	546
3.2.2.2.8.1.3	<code>rx_crc_enable</code>	546
3.2.2.2.8.1.4	<code>tx_store_and_forward_enable</code>	546
3.2.2.2.8.1.5	<code>rx_packet_length_chk_enable</code>	546
3.2.2.2.8.1.6	<code>little_endian_selection</code>	546
3.2.2.2.8.1.7	<code>tx_interrupt_en</code>	546

Section number	Title	Page
3.2.2.2.8.1.8	<a href="#">tx_coherency_en</a>	546
3.2.2.2.8.1.9	<a href="#">rx_interrupt_en</a>	546
3.2.2.2.8.1.10	<a href="#">rx_buffer_size</a>	546
3.2.2.2.8.1.11	<a href="#">tx_bd_ring_size</a>	546
3.2.2.2.8.1.12	<a href="#">rx_bd_ring_size</a>	546
3.2.2.2.8.1.13	<a href="#">tx_heap</a>	547
3.2.2.2.8.1.14	<a href="#">rx_heap</a>	547
3.2.2.2.9	<a href="#">struct cpri_init_params_t</a>	547
3.2.2.2.9.1	Field Documentation	548
3.2.2.2.9.1.1	<a href="#">cpri_num</a>	548
3.2.2.2.9.1.2	<a href="#">loop_mode</a>	548
3.2.2.2.9.1.3	<a href="#">sync_mode</a>	548
3.2.2.2.9.1.4	<a href="#">external_sync_active</a>	548
3.2.2.2.9.1.5	<a href="#">shared_sync_mode_source</a>	548
3.2.2.2.9.1.6	<a href="#">reset_ack_assert_length</a>	548
3.2.2.2.9.1.7	<a href="#">reset_detection_length</a>	548
3.2.2.2.9.1.8	<a href="#">rx_transparent_mode</a>	548
3.2.2.2.9.1.9	<a href="#">tx_transparent_mode</a>	548
3.2.2.2.9.1.10	<a href="#">transmit_sync_output</a>	549
3.2.2.2.9.1.11	<a href="#">sync_state_machine_ena</a>	549
3.2.2.2.9.1.12	<a href="#">shared_sync_mode</a>	549
3.2.2.2.9.1.13	<a href="#">delay_direction</a>	549
3.2.2.2.9.1.14	<a href="#">sync1588</a>	549
3.2.2.2.9.1.15	<a href="#">remote_reset_indication</a>	549
3.2.2.2.9.1.16	<a href="#">number_of_errors</a>	549
3.2.2.2.9.1.17	<a href="#">tx_framer_buffer_size</a>	549
3.2.2.2.9.1.18	<a href="#">vss_eth_portion_in_frame</a>	549
3.2.2.2.9.1.19	<a href="#">tx_ex_delay</a>	549
3.2.2.2.9.1.20	<a href="#">scrambling_seed</a>	549
3.2.2.2.9.1.21	<a href="#">timer_tolerance_value</a>	550
3.2.2.2.9.1.22	<a href="#">transmit_delay</a>	550
3.2.2.2.9.1.23	<a href="#">sync_delay</a>	550
3.2.2.2.9.1.24	<a href="#">interrupts_table</a>	550
3.2.2.2.9.1.25	<a href="#">extended_features</a>	550
3.2.2.2.9.1.26	<a href="#">cpri_iq_init</a>	550
3.2.2.2.9.1.27	<a href="#">cpri_vss_init</a>	550
3.2.2.2.9.1.28	<a href="#">cpri_ethernet_init</a>	550
3.2.2.2.9.1.29	<a href="#">cpri_hdlc_init</a>	550
3.2.2.2.9.1.30	<a href="#">iq_init_params</a>	550
3.2.2.2.9.1.31	<a href="#">vss_init_params</a>	550
3.2.2.2.9.1.32	<a href="#">ethernet_init_params</a>	551
3.2.2.2.9.1.33	<a href="#">hdlc_init_params</a>	551
3.2.2.2.10	<a href="#">struct cpri_auxiliary_params_t</a>	551
3.2.2.2.10.1	Field Documentation	551
3.2.2.2.10.1.1	<a href="#">mask</a>	551

Section number	Title	Page
3.2.2.2.10.1.2	mask_size . . . . .	551
3.2.2.3	Macro Definition Documentation . . . . .	551
3.2.2.3.1	CPRI_IQ_DEV_NAME0 . . . . .	551
3.2.2.3.2	CPRI_IQ_DEV_NAME1 . . . . .	551
3.2.2.3.3	CPRI_IQ_DEV_NAME2 . . . . .	551
3.2.2.3.4	CPRI_IQ_DEV_NAME3 . . . . .	552
3.2.2.3.5	CPRI_IQ_DEV_NAME4 . . . . .	552
3.2.2.3.6	CPRI_IQ_DEV_NAME5 . . . . .	552
3.2.2.3.7	CPRI_VSS_DEV_NAME0 . . . . .	552
3.2.2.3.8	CPRI_VSS_DEV_NAME1 . . . . .	552
3.2.2.3.9	CPRI_VSS_DEV_NAME2 . . . . .	552
3.2.2.3.10	CPRI_VSS_DEV_NAME3 . . . . .	552
3.2.2.3.11	CPRI_VSS_DEV_NAME4 . . . . .	552
3.2.2.3.12	CPRI_VSS_DEV_NAME5 . . . . .	552
3.2.2.3.13	CPRI_ETHERNET_DEV_NAME0 . . . . .	552
3.2.2.3.14	CPRI_ETHERNET_DEV_NAME1 . . . . .	553
3.2.2.3.15	CPRI_ETHERNET_DEV_NAME2 . . . . .	553
3.2.2.3.16	CPRI_ETHERNET_DEV_NAME3 . . . . .	553
3.2.2.3.17	CPRI_ETHERNET_DEV_NAME4 . . . . .	553
3.2.2.3.18	CPRI_ETHERNET_DEV_NAME5 . . . . .	553
3.2.2.3.19	CPRI_HDLC_DEV_NAME0 . . . . .	553
3.2.2.3.20	CPRI_HDLC_DEV_NAME1 . . . . .	553
3.2.2.3.21	CPRI_HDLC_DEV_NAME2 . . . . .	553
3.2.2.3.22	CPRI_HDLC_DEV_NAME3 . . . . .	553
3.2.2.3.23	CPRI_HDLC_DEV_NAME4 . . . . .	553
3.2.2.3.24	CPRI_HDLC_DEV_NAME5 . . . . .	554
3.2.2.3.25	CPRI_IQ_ENABLED . . . . .	554
3.2.2.3.26	CPRI_VSS_ENABLED . . . . .	554
3.2.2.3.27	CPRI_ETHERNET_ENABLED . . . . .	554
3.2.2.3.28	CPRI_HDLC_ENABLED . . . . .	554
3.2.2.3.29	CPRI_IQ_DISABLED . . . . .	554
3.2.2.3.30	CPRI_VSS_DISABLED . . . . .	554
3.2.2.3.31	CPRI_ETHERNET_DISABLED . . . . .	554
3.2.2.3.32	CPRI_HDLC_DISABLED . . . . .	554
3.2.2.3.33	CPRI_NOT_ACTIVE . . . . .	554
3.2.2.3.34	CPRI_ACTIVE . . . . .	555
3.2.2.3.35	CPRI_NOT_SYNCHRONIZED . . . . .	555
3.2.2.3.36	CPRI_SYNCHRONIZED . . . . .	555
3.2.2.3.37	CPRI_IQ_ACTIVE . . . . .	555
3.2.2.3.38	CPRI_ETHERNET_ACTIVE . . . . .	555
3.2.2.3.39	CPRI_HDLC_ACTIVE . . . . .	555
3.2.2.3.40	CPRI_VSS_ACTIVE . . . . .	555
3.2.2.3.41	CPRI_ALL_DATA_TYPES_ACTIVE . . . . .	555
3.2.2.3.42	CPRI_DEVICE_DELAYS_CALCULATE . . . . .	555
3.2.2.3.43	CPRI_DEVICE_STATISTICS_SET . . . . .	555

Section number	Title	Page
3.2.2.3.44	CPRI_DEVICE_TX_CONTROL_TABLE_WRITE . . . . .	556
3.2.2.3.45	CPRI_DEVICE_TX_CONTROL_TABLE_READ . . . . .	556
3.2.2.3.46	CPRI_DEVICE_RX_CONTROL_TABLE_READ . . . . .	556
3.2.2.3.47	CPRI_DEVICE_RX_BFN_COUNTER_READ . . . . .	556
3.2.2.3.48	CPRI_DEVICE_RX_HFN_COUNTER_READ . . . . .	556
3.2.2.3.49	CPRI_DEVICE_TX_BFN_COUNTER_READ . . . . .	556
3.2.2.3.50	CPRI_DEVICE_TX_HFN_COUNTER_READ . . . . .	556
3.2.2.3.51	CPRI_DEVICE_RESET_REQUEST . . . . .	556
3.2.2.3.52	CPRI_DEVICE_RESET_REQUEST_DISABLE . . . . .	556
3.2.2.3.53	CPRI_DEVICE_RESET_ENABLE . . . . .	556
3.2.2.3.54	CPRI_DEVICE_RESET_DISABLE . . . . .	557
3.2.2.3.55	CPRI_DEVICE_CHECK_RESET_DETECTED . . . . .	557
3.2.2.3.56	CPRI_DEVICE_TX_BFN_RESET . . . . .	557
3.2.2.3.57	CPRI_DEVICE_DMA_RESTART . . . . .	557
3.2.2.3.58	CPRI_DEVICE_RECONFIGURATION_LEVEL0 . . . . .	557
3.2.2.3.59	CPRI_DEVICE_RECONFIGURATION_LEVEL1 . . . . .	557
3.2.2.3.60	CPRI_DEVICE_RECONFIGURATION_LEVEL2 . . . . .	557
3.2.2.3.61	CPRI_STATUS_QUERY . . . . .	557
3.2.2.3.62	CPRI_AXC_0_ACTIVE . . . . .	557
3.2.2.3.63	CPRI_AXC_1_ACTIVE . . . . .	558
3.2.2.3.64	CPRI_AXC_2_ACTIVE . . . . .	558
3.2.2.3.65	CPRI_AXC_3_ACTIVE . . . . .	558
3.2.2.3.66	CPRI_AXC_4_ACTIVE . . . . .	558
3.2.2.3.67	CPRI_AXC_5_ACTIVE . . . . .	558
3.2.2.3.68	CPRI_AXC_6_ACTIVE . . . . .	558
3.2.2.3.69	CPRI_AXC_7_ACTIVE . . . . .	558
3.2.2.3.70	CPRI_AXC_8_ACTIVE . . . . .	558
3.2.2.3.71	CPRI_AXC_9_ACTIVE . . . . .	558
3.2.2.3.72	CPRI_AXC_10_ACTIVE . . . . .	558
3.2.2.3.73	CPRI_AXC_11_ACTIVE . . . . .	559
3.2.2.3.74	CPRI_AXC_12_ACTIVE . . . . .	559
3.2.2.3.75	CPRI_AXC_13_ACTIVE . . . . .	559
3.2.2.3.76	CPRI_AXC_14_ACTIVE . . . . .	559
3.2.2.3.77	CPRI_AXC_15_ACTIVE . . . . .	559
3.2.2.3.78	CPRI_AXC_16_ACTIVE . . . . .	559
3.2.2.3.79	CPRI_AXC_17_ACTIVE . . . . .	559
3.2.2.3.80	CPRI_AXC_18_ACTIVE . . . . .	559
3.2.2.3.81	CPRI_AXC_19_ACTIVE . . . . .	559
3.2.2.3.82	CPRI_AXC_20_ACTIVE . . . . .	559
3.2.2.3.83	CPRI_AXC_21_ACTIVE . . . . .	560
3.2.2.3.84	CPRI_AXC_22_ACTIVE . . . . .	560
3.2.2.3.85	CPRI_AXC_23_ACTIVE . . . . .	560
3.2.2.3.86	MAXIMUM_NUMBER_OF_AXCS . . . . .	560
3.2.2.3.87	CPRI_IQ_THRESHOLD_EVENT . . . . .	560
3.2.2.3.88	CPRI_IQ_FIRST_THRESHOLD_EVENT . . . . .	560

Section number	Title	Page
3.2.2.3.89	CPRI_IQ_SECOND_THRESHOLD_EVENT . . . . .	560
3.2.2.3.90	CPRI_VSS_EVENT . . . . .	560
3.2.2.3.91	CPRI_HDLC_EVENT . . . . .	560
3.2.2.3.92	CPRI_ETHERNET_EVENT . . . . .	560
3.2.2.3.93	CPRI_HFN_TIMING_EVENT . . . . .	561
3.2.2.3.94	CPRI_BFN_TIMING_EVENT . . . . .	561
3.2.2.3.95	CPRI_MULTICAST_RX_IQ_THRESHOLD_EVENT . . . . .	561
3.2.2.3.96	CPRI_IQ_TX_BEGIN_EVENT . . . . .	561
3.2.2.3.97	CPRI_ALL_TER_RER_EVENTS . . . . .	561
3.2.2.3.98	CPRI_RECEIVE_IQ_OVERRUN_ERROR . . . . .	561
3.2.2.3.99	CPRI_TRANSMIT_IQ_UNDERRUN_ERROR . . . . .	561
3.2.2.3.100	CPRI_RECEIVE_ETH_MEMORY_OVERRUN_ERROR . . . . .	561
3.2.2.3.101	CPRI_TRANSMIT_ETH_UNDERRUN_ERROR . . . . .	561
3.2.2.3.102	CPRI_RECEIVE_ETH_BUFFER_DESCRIPTOR_UNDERRUN_ERROR . . . . .	561
	OR . . . . .	561
3.2.2.3.103	CPRI_RECEIVE_HDLC_OVERRUN_ERROR . . . . .	562
3.2.2.3.104	CPRI_TRANSMIT_HDLC_UNDERRUN_ERROR . . . . .	562
3.2.2.3.105	CPRI_RECEIVE_HDLC_BUFFER_DESCRIPTOR_UNDERRUN_ERROR . . . . .	562
	ROR . . . . .	562
3.2.2.3.106	CPRI_RECEIVE_VSS_OVERRUN_ERROR . . . . .	562
3.2.2.3.107	CPRI_TRANSMIT_VSS_UNDERRUN_ERROR . . . . .	562
3.2.2.3.108	CPRI_EXTERNAL_SYNC_SYNCHRONIZATION_LOST_ERROR . . . . .	562
3.2.2.3.109	CPRI_REMOTE_LOS_ERROR . . . . .	562
3.2.2.3.110	CPRI_REMOTE_LOF_ERROR . . . . .	562
3.2.2.3.111	CPRI_REMOTE_RAI_ERROR . . . . .	562
3.2.2.3.112	CPRI_REMOTE_SDIF_ERROR . . . . .	562
3.2.2.3.113	CPRI_LOCAL_LOS_ERROR . . . . .	563
3.2.2.3.114	CPRI_LOCAL_LOST_OF_FRAME_ERROR . . . . .	563
3.2.2.3.115	CPRI_FREQUENCY_ALARM_ERROR . . . . .	563
3.2.2.3.116	CPRI_REMOTE_RESET_ERROR . . . . .	563
3.2.2.3.117	CPRI_ECC_CONFIGURATION_MEMORY_ERROR . . . . .	563
3.2.2.3.118	CPRI_ECC_DATA_MEMORY_ERROR . . . . .	563
3.2.2.3.119	CPRI_REMOTE_RESET_ACKNOWLEDGE . . . . .	563
3.2.2.3.120	CPRI_ALL_ERRORS . . . . .	563
3.2.2.3.121	CPRI_ERROR_MULTIBIT_ECC_SECOND_DESTINATION_DMA_MEMORY . . . . .	563
3.2.2.3.122	CPRI_ERROR_MULTIBIT_ECC_COMBINER_MEMORY . . . . .	563
3.2.2.3.123	CPRI_ERROR_MULTIBIT_ECC_FRAME_ELASTIC_BUFFER_MEMORY . . . . .	564
3.2.2.3.124	CPRI_ERROR_MULTIBIT_ECC_AUX_MEMORY . . . . .	564
3.2.2.3.125	CPRI_ERROR_MULTIBIT_ECC_FRAMER_TRANSMIT_HDLC_MEMORY . . . . .	564
3.2.2.3.126	CPRI_ERROR_MULTIBIT_ECC_FRAMER_RECEIVE_HDLC_MEMORY . . . . .	564

Section number	Title	Page
3.2.2.3.127	CPRI_ERROR_MULTIBIT_ECC_FRAMER_TRANSMIT_ETH_MEMORY . . . . .	564
3.2.2.3.128	CPRI_ERROR_MULTIBIT_ECC_FRAMER_RECEIVE_ETH_MEMORY . . . . .	564
3.2.2.3.129	CPRI_ERROR_MULTIBIT_ECC_TRANSMIT_CONTROL_WORD_TABLE_MEMORY . . . . .	564
3.2.2.3.130	CPRI_ERROR_MULTIBIT_ECC_RECEIVE_CONTROL_WORD_TABLE_MEMORY . . . . .	564
3.2.2.3.131	CPRI_ERROR_MULTIBIT_ECC_RECEIVE_DMA_MEMORY . . . . .	565
3.2.2.3.132	CPRI_ERROR_MULTIBIT_ECC_FRAMER_TRANSMIT_IQ_MEMORY . . . . .	565
3.2.2.3.133	CPRI_ERROR_MULTIBIT_ECC_FRAMER_RECEIVE_IQ_MEMORY . . . . .	565
3.2.2.3.134	CPRI_ERROR_MULTIBIT_ECC_TRANSMIT_CONFIGURATION_MEMORY . . . . .	565
3.2.2.3.135	CPRI_ERROR_MULTIBIT_ECC_RECEIVE_CONFIGURATION_MEMORY . . . . .	565
3.2.2.4	Enumeration Type Documentation . . . . .	565
3.2.2.4.1	cpri_loop_mode_t . . . . .	565
3.2.2.4.2	cpri_sync_mode_t . . . . .	565
3.2.2.4.3	ext_sync_act_t . . . . .	565
3.2.2.4.4	shared_sync_mode_source_t . . . . .	565
3.2.2.4.5	reset_ack_assert_length_t . . . . .	566
3.2.2.4.6	reset_detection_length_t . . . . .	566
3.2.2.4.7	cpri_protocol_t . . . . .	566
3.2.2.4.8	cpri_multicast_mode_t . . . . .	566
3.2.2.4.9	mapping_mode_t . . . . .	566
3.2.2.4.10	sampling_width_select_t . . . . .	566
3.2.2.4.11	iq_bus_transaction_size_t . . . . .	566
3.2.2.4.12	vss_bus_transaction_size_t . . . . .	566
3.2.2.4.13	oversampling_ratio_t . . . . .	566
3.2.2.4.14	cpri_interrupt_type_t . . . . .	567
3.2.2.5	Function Documentation . . . . .	567
3.2.2.5.1	cpriInitialize . . . . .	567
3.2.2.5.2	cpriIqInitialize . . . . .	567
3.2.2.5.3	cpriVssInitialize . . . . .	568
3.2.2.5.4	cpriEthernetInitialize . . . . .	568
3.2.2.5.5	cpriHdLCInitialize . . . . .	569
3.2.3	CPRI runtime . . . . .	569
3.2.3.1	Overview . . . . .	569
3.2.3.2	Data Structure Documentation . . . . .	570
3.2.3.2.1	struct cpri_delays_t . . . . .	570
3.2.3.2.1.1	Field Documentation . . . . .	570
3.2.3.2.1.1.1	t_ext . . . . .	570
3.2.3.2.1.1.2	t_14 . . . . .	570
3.2.3.2.1.1.3	t_offset . . . . .	570

Section number	Title	Page
3.2.3.2.2	<a href="#">struct cpri_control_table_entry_t</a>	570
3.2.3.2.2.1	<a href="#">Field Documentation</a>	571
3.2.3.2.2.1.1	address . . . . .	571
3.2.3.2.2.1.2	data_register_0 . . . . .	571
3.2.3.2.2.1.3	data_register_1 . . . . .	571
3.2.3.2.2.1.4	data_register_2 . . . . .	571
3.2.3.2.3	<a href="#">struct cpri_iq_open_params_t</a>	571
3.2.3.2.3.1	<a href="#">Field Documentation</a>	571
3.2.3.2.3.1.1	multicast_buffer_data_base . . . . .	571
3.2.3.2.3.1.2	hfn_tx . . . . .	571
3.2.3.2.3.1.3	hfn_rx . . . . .	572
3.2.3.2.3.1.4	bfn_tx . . . . .	572
3.2.3.2.3.1.5	bfm_rx . . . . .	572
3.2.3.2.3.1.6	iq_tx_begin . . . . .	572
3.2.3.2.3.1.7	iq_multicast_rx . . . . .	572
3.2.3.2.3.1.8	error_callback . . . . .	572
3.2.3.2.4	<a href="#">struct cpri_vss_open_params_t</a>	572
3.2.3.2.4.1	<a href="#">Field Documentation</a>	572
3.2.3.2.4.1.1	error_callback . . . . .	572
3.2.3.2.5	<a href="#">struct cpri_ethernet_open_params_t</a>	573
3.2.3.2.5.1	<a href="#">Field Documentation</a>	573
3.2.3.2.5.1.1	error_callback . . . . .	573
3.2.3.2.6	<a href="#">struct cpri_ethernet_channel_params_t</a>	573
3.2.3.2.6.1	<a href="#">Field Documentation</a>	573
3.2.3.2.6.1.1	bd_ring_steering_bits . . . . .	573
3.2.3.2.6.1.2	buffer_steering_bits . . . . .	573
3.2.3.2.6.1.3	bd_ring_attributes . . . . .	573
3.2.3.2.6.1.4	buffer_attributes . . . . .	573
3.2.3.2.7	<a href="#">struct cpri_hdlc_open_params_t</a>	574
3.2.3.2.7.1	<a href="#">Field Documentation</a>	574
3.2.3.2.7.1.1	error_callback . . . . .	574
3.2.3.2.8	<a href="#">struct cpri_hdlc_channel_params_t</a>	574
3.2.3.2.8.1	<a href="#">Field Documentation</a>	574
3.2.3.2.8.1.1	bd_ring_steering_bits . . . . .	574
3.2.3.2.8.1.2	buffer_steering_bits . . . . .	574
3.2.3.2.8.1.3	bd_ring_attributes . . . . .	574
3.2.3.2.8.1.4	buffer_attributes . . . . .	574
3.2.3.2.9	<a href="#">struct cpri_iq_int_cb_param_t</a>	575
3.2.3.2.9.1	<a href="#">Field Documentation</a>	575
3.2.3.2.9.1.1	callback_param . . . . .	575
3.2.3.2.9.1.2	cpri_num . . . . .	575
3.2.3.2.9.1.3	event_type . . . . .	575
3.2.3.2.10	<a href="#">struct cpri_channel_params_t</a>	575
3.2.3.2.11	<a href="#">struct cpri_error_param_t</a>	575
3.2.3.2.11.1	<a href="#">Field Documentation</a>	576

Section number	Title	Page
3.2.3.2.11.1.1	cpri_num . . . . .	576
3.2.3.2.11.1.2	error_events . . . . .	576
3.2.3.2.11.1.3	error_ecc_multibit_events . . . . .	576
3.2.3.2.12	struct cpri_reconfiguration_level0_param_t . . . . .	576
3.2.3.2.12.1	Field Documentation . . . . .	576
3.2.3.2.12.1.1	maximal_desired_link_rate . . . . .	576
3.2.3.2.12.1.2	minimal_accepted_link_rate . . . . .	576
3.2.3.2.12.1.3	cpri_init_params . . . . .	576
3.2.3.3	Macro Definition Documentation . . . . .	576
3.2.3.3.1	CPRI_ETHERNET_CMD_RX_POLL . . . . .	576
3.2.3.3.2	CPRI_ETHERNET_CMD_TX_CONFIRM . . . . .	577
3.2.3.3.3	CPRI_HDLC_CMD_RX_POLL . . . . .	577
3.2.3.3.4	CPRI_HDLC_CMD_TX_CONFIRM . . . . .	577
3.2.4	CPRI B4860 architecture-specific definitions . . . . .	577
3.2.4.1	Overview . . . . .	577
3.2.4.2	Data Structure Documentation . . . . .	578
3.2.4.2.1	struct cpri_global_init_params_t . . . . .	578
3.2.4.2.1.1	Field Documentation . . . . .	578
3.2.4.2.1.1.1	initializing_core . . . . .	578
3.2.4.2.1.1.2	cpri_num_of_used_units . . . . .	578
3.2.4.2.1.1.3	maximal_desired_link_rate . . . . .	578
3.2.4.2.1.1.4	minimal_accepted_link_rate . . . . .	579
3.2.4.2.2	union cpri_buffer_attributes_t . . . . .	579
3.2.4.2.2.1	Field Documentation . . . . .	579
3.2.4.2.2.1.1	c . . . . .	579
3.2.4.2.2.1.2	lru . . . . .	579
3.2.4.2.2.1.3	w . . . . .	579
3.2.4.2.2.1.4	m . . . . .	579
3.2.4.2.2.1.5	g . . . . .	579
3.2.4.2.2.1.6	l2pid . . . . .	579
3.2.4.2.2.1.7	enhanced . . . . .	579
3.2.4.2.2.1.8	liodn . . . . .	579
3.2.4.3	Macro Definition Documentation . . . . .	580
3.2.4.3.1	REGISTERS_TYPE . . . . .	580
3.2.4.3.2	DEVICE_REGISTERS . . . . .	580
3.2.4.3.3	CPRI_GENERAL_REGISTERS . . . . .	580
3.2.4.3.4	CPRI_MAX_NUM_OF_CORES . . . . .	580
3.2.4.3.5	CPRI_ICCR_CLOCKS . . . . .	580
3.2.4.3.6	CPRI_NUM_OF_TER_RER_INTERRUPTS_PER_UNIT . . . . .	580
3.2.4.3.7	CPRI_NUM_OF_TX_CONTROL_INTERRUPTS_PER_UNIT . . . . .	580
3.2.4.3.8	CPRI_NUM_OF_RX_CONTROL_INTERRUPTS_PER_UNIT . . . . .	580
3.2.4.3.9	CPRI_NUM_OF_TX_TIMING_INTERRUPTS_PER_UNIT . . . . .	580
3.2.4.3.10	CPRI_NUM_OF_RX_TIMING_INTERRUPTS_PER_UNIT . . . . .	581
3.2.4.3.11	CPRI_NUM_OF_ERROR_INTERRUPTS_PER_UNIT . . . . .	581
3.2.4.3.12	CPRI_TOTAL_NUM_OF_TER_RER_INTERRUPTS . . . . .	581

Section number	Title	Page
3.2.4.3.13	CPRI_TOTAL_NUM_OF_TX_CONTROL_INTERRUPTS . . . . .	581
3.2.4.3.14	CPRI_TOTAL_NUM_OF_RX_CONTROL_INTERRUPTS . . . . .	581
3.2.4.3.15	CPRI_TOTAL_NUM_OF_TX_TIMING_INTERRUPTS . . . . .	581
3.2.4.3.16	CPRI_TOTAL_NUM_OF_RX_TIMING_INTERRUPTS . . . . .	581
3.2.4.3.17	CPRI_TOTAL_NUM_OF_ERROR_INTERRUPTS . . . . .	581
3.2.4.3.18	CPRI_NUMBER_OF_CLOCK_DOMAINS . . . . .	581
3.2.4.3.19	CPRI_GET_CLOCK_DOMAIN_INDEX . . . . .	582
3.2.4.4	Enumeration Type Documentation . . . . .	582
3.2.4.4.1	cpri_group_t . . . . .	582
3.2.4.4.2	cpri_link_rate_t . . . . .	582
3.2.4.5	Function Documentation . . . . .	582
3.2.4.5.1	cpriPairNumGet . . . . .	582
3.2.4.5.2	cpriSerdesDelaysCalculate . . . . .	582
3.2.4.5.3	cpriArchStatisticsSet . . . . .	583
3.2.4.5.4	cpriPowerGating . . . . .	583
<b>3.3</b>	<b>sRIO Module API . . . . .</b>	<b>583</b>
3.3.1	Overview . . . . .	583
3.3.2	sRIO initialization . . . . .	583
3.3.2.1	Overview . . . . .	583
3.3.2.2	Data Structure Documentation . . . . .	584
3.3.2.2.1	struct srio_init_params_t . . . . .	584
3.3.2.2.1.1	Field Documentation . . . . .	584
3.3.2.2.1.1.1	num_ports . . . . .	584
3.3.2.2.1.1.2	ocn_dma_to_use . . . . .	584
3.3.2.2.2	struct srio_sys_init_param_t . . . . .	584
3.3.2.2.2.1	Field Documentation . . . . .	585
3.3.2.2.2.1.1	port_num . . . . .	585
3.3.2.2.2.1.2	srio_connectivity . . . . .	585
3.3.2.2.2.1.3	enumerate . . . . .	585
3.3.2.3	Macro Definition Documentation . . . . .	585
3.3.2.3.1	SRIO_DEFAULT_HOST_ID . . . . .	585
3.3.2.3.2	SRIO_ACCEPT_ALL . . . . .	585
3.3.2.4	Function Documentation . . . . .	585
3.3.2.4.1	initSrioSystem . . . . .	585
3.3.2.4.2	srioInitialize . . . . .	586
3.3.2.4.3	srioDevicesInitialize . . . . .	586
3.3.2.4.4	srioDeviceAdd . . . . .	586
3.3.2.4.5	srioRecover . . . . .	587
3.3.2.4.6	srioAlternateIdSet . . . . .	587
3.3.2.4.7	srioAlternateIdDisable . . . . .	587
3.3.2.4.8	srioAcceptAllConfigure . . . . .	588
3.3.3	sRIO runtime . . . . .	588
3.3.3.1	Overview . . . . .	588
3.3.3.2	Data Structure Documentation . . . . .	590

Section number	Title	Page
3.3.3.2.1	<code>struct srio_device_t</code>	590
3.3.3.2.1.1	Field Documentation	590
3.3.3.2.1.1.1	<code>dev_id</code>	590
3.3.3.2.1.1.2	<code>hop_count</code>	590
3.3.3.2.1.1.3	<code>switch_port_num</code>	591
3.3.3.2.1.1.4	<code>srio_port_num</code>	591
3.3.3.2.2	<code>struct srio_in_win_config_t</code>	591
3.3.3.2.2.1	Field Documentation	591
3.3.3.2.2.1.1	<code>win_num</code>	591
3.3.3.2.2.1.2	<code>base</code>	591
3.3.3.2.2.1.3	<code>translation</code>	591
3.3.3.2.2.1.4	<code>snoop_enable</code>	591
3.3.3.2.2.1.5	<code>win_size</code>	591
3.3.3.2.2.1.6	<code>target_interface</code>	591
3.3.3.2.3	<code>struct srio_out_win_config_t</code>	592
3.3.3.2.3.1	Field Documentation	592
3.3.3.2.3.1.1	<code>win_num</code>	592
3.3.3.2.3.1.2	<code>srio_id</code>	592
3.3.3.2.3.1.3	<code>base</code>	592
3.3.3.2.3.1.4	<code>translation</code>	592
3.3.3.2.3.1.5	<code>win_size</code>	592
3.3.3.2.3.1.6	<code>srio_flow_level</code>	592
3.3.3.2.3.1.7	<code>srio_write_access_type</code>	592
3.3.3.2.4	<code>struct srio_maint_win_config_t</code>	593
3.3.3.2.4.1	Field Documentation	593
3.3.3.2.4.1.1	<code>win_num</code>	593
3.3.3.2.4.1.2	<code>base</code>	593
3.3.3.2.4.1.3	<code>win_size</code>	593
3.3.3.2.4.1.4	<code>srio_id</code>	593
3.3.3.2.4.1.5	<code>hop_count</code>	593
3.3.3.2.4.1.6	<code>offset</code>	593
3.3.3.3	Macro Definition Documentation	593
3.3.3.3.1	<code>SRIO_ATMU_DEFAULT_WINDOW</code>	593
3.3.3.3.2	<code>SRIO_LCFBA_ADDRESS</code>	593
3.3.3.3.3	<code>SRIO_LCF_ATMU_OUT_WIN_SIZE</code>	594
3.3.3.3.4	<code>srioGetID</code>	594
3.3.3.3.5	<code>srioGetAnyID</code>	594
3.3.3.3.6	<code>srioIsSmallSystem</code>	594
3.3.3.4	Typedef Documentation	594
3.3.3.4.1	<code>srio_dev_id_t</code>	594
3.3.3.5	Enumeration Type Documentation	594
3.3.3.5.1	<code>srio_flow_level_t</code>	594
3.3.3.5.2	<code>srio_port_id_t</code>	595
3.3.3.5.3	<code>srio_connectivity_t</code>	595
3.3.3.5.4	<code>srio_write_type_t</code>	595

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.3.3.5.5	srio_in_target_interface_t . . . . .	595
3.3.3.5.6	srio_atmu_in_win_sz_t . . . . .	595
3.3.3.5.7	srio_atmu_out_win_sz_t . . . . .	596
3.3.3.5.8	srio_traffic_management_t . . . . .	597
3.3.3.6	Function Documentation . . . . .	597
3.3.3.6.1	srioOutboundWindowFree . . . . .	597
3.3.3.6.2	srioOutboundWindowFind . . . . .	597
3.3.3.6.3	srioOutboundWindowEnable . . . . .	598
3.3.3.6.4	srioOutboundWindowDisable . . . . .	598
3.3.3.6.5	srioOutboundWindowOpen . . . . .	598
3.3.3.6.6	srioInboundWindowFind . . . . .	599
3.3.3.6.7	srioInboundWindowFree . . . . .	599
3.3.3.6.8	srioInboundWindowEnable . . . . .	599
3.3.3.6.9	srioInboundWindowDisable . . . . .	599
3.3.3.6.10	srioInboundWindowOpen . . . . .	600
3.3.3.6.11	srioMaintenanceAccess . . . . .	600
3.3.3.6.12	srioMaintenanceTargetSet . . . . .	601
3.3.3.6.13	srioMaintenanceAtmuFree . . . . .	601
3.3.3.6.14	srioMaintenanceAtmuOpen . . . . .	601
3.3.3.6.15	srioTrafficManagementSupport . . . . .	602
3.3.3.6.16	srioDeviceIdGetByAttr . . . . .	602
3.3.3.6.17	srioDeviceGetByIndex . . . . .	602
3.3.3.6.18	srioDeviceGetById . . . . .	603
3.3.3.6.19	srioNumDiscoverdDevicesGet . . . . .	603
3.3.3.6.20	srioClearPortErrors . . . . .	603
<b>3.4</b>	<b>I2C Module API . . . . .</b>	<b>604</b>
3.4.1	Overview . . . . .	604
3.4.2	Macro Definition Documentation . . . . .	604
3.4.2.1	RETRY_DEF . . . . .	604
3.4.2.2	I2C_TIMEOUT . . . . .	604
3.4.2.3	I2C_CMD_SCAN_BUS . . . . .	604
3.4.2.4	I2C_CMD_STOP_DEVICE . . . . .	604
3.4.2.5	I2C_CMD_DEVICE_BUSY . . . . .	605
3.4.2.6	I2C_CMD_FREE_STUCK_BUS . . . . .	605
3.4.2.7	I2C_CMD_SET_FREQUENCY_DEVIDER . . . . .	605
3.4.2.8	I2C_CMD_SET_DIGITAL_FILTER_SAMPLING_RATE . . . . .	605
3.4.2.9	I2C_CMD_SET_TIMEOUT . . . . .	605
3.4.2.10	I2C_FREQ_DEF . . . . .	605
3.4.2.11	I2C_DFSR_DEF . . . . .	605
3.4.3	I2C Initialization . . . . .	605
3.4.3.1	Overview . . . . .	605
3.4.3.2	Data Structure Documentation . . . . .	606
3.4.3.2.1	struct i2c_init_params_t . . . . .	606
3.4.3.2.1.1	Field Documentation . . . . .	606

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.4.3.2.1.1.1	i2c_id . . . . .	606
3.4.3.2.1.1.2	retry . . . . .	606
3.4.3.2.1.1.3	frequency . . . . .	606
3.4.3.2.1.1.4	dfsr . . . . .	606
3.4.3.2.1.1.5	owner_core . . . . .	606
3.4.3.2.2	struct i2c_open_params_t . . . . .	606
3.4.3.2.2.1	Field Documentation . . . . .	607
3.4.3.2.2.1.1	error_cb . . . . .	607
3.4.3.3	Function Documentation . . . . .	607
3.4.3.3.1	i2cInitialize . . . . .	607
3.4.4	runtime API . . . . .	607
3.4.4.1	Overview . . . . .	607
3.4.4.2	Data Structure Documentation . . . . .	608
3.4.4.2.1	struct i2c_scan_cmd_params_t . . . . .	608
3.4.4.2.1.1	Field Documentation . . . . .	608
3.4.4.2.1.1.1	addresses . . . . .	608
3.4.4.2.1.1.2	print_func . . . . .	608
3.4.4.2.1.1.3	start_address . . . . .	608
3.4.4.2.1.1.4	end_address . . . . .	608
3.4.4.3	Enumeration Type Documentation . . . . .	608
3.4.4.3.1	i2c_trans_mode . . . . .	608
3.4.4.3.2	i2c_next_trans_action . . . . .	609
3.4.5	I2C B4860-specific definitions . . . . .	609
3.4.5.1	Overview . . . . .	609
3.4.5.2	Macro Definition Documentation . . . . .	609
3.4.5.2.1	I2C_NUM_OF_DEVICES . . . . .	609
3.4.5.2.2	I2C_1_DEVICE_NAME . . . . .	609
3.4.5.2.3	I2C_2_DEVICE_NAME . . . . .	609
3.4.5.2.4	I2C_3_DEVICE_NAME . . . . .	609
3.4.5.2.5	I2C_4_DEVICE_NAME . . . . .	610
3.4.5.3	Enumeration Type Documentation . . . . .	610
3.4.5.3.1	i2c_id_t . . . . .	610
<b>3.5</b>	<b>MAPLE-B3 Module API . . . . .</b>	<b>610</b>
3.5.1	Overview . . . . .	610
3.5.2	Maple API . . . . .	610
3.5.2.1	Overview . . . . .	610
3.5.2.2	Macro Definition Documentation . . . . .	611
3.5.2.2.1	MAPLE_MMU_REGA_SHIFT . . . . .	611
3.5.2.2.2	MAPLE_MMU_REGC_SHIFT . . . . .	611
3.5.2.2.3	MAPLE_MMU_REGM_SHIFT . . . . .	611
3.5.2.2.4	MAPLE_MMU_ATTR_FLEX_SEGMENT . . . . .	612
3.5.2.2.5	MAPLE_MMU_ATTR_WPERM . . . . .	612
3.5.2.2.6	MAPLE_MMU_ATTR_RPERM . . . . .	612
3.5.2.2.7	MAPLE_MMU_ATTR_ENABLE . . . . .	612

Section number	Title	Page
3.5.2.2.8	<a href="#">MAPLE_MMU_ATTR_DID</a>	612
3.5.2.2.9	<a href="#">MAPLE_MMU_CHB_ATTR_ETYPE</a>	612
3.5.2.2.10	<a href="#">MAPLE_MMU_CHB_ATTR_ENHANCED</a>	612
3.5.2.2.11	<a href="#">MAPLE_MMU_CHB_ATTR_LIODN</a>	612
3.5.2.2.12	<a href="#">MAPLE_MMU_ATTR_CACHEABLE</a>	613
3.5.2.2.13	<a href="#">MAPLE_MMU_ATTR_GAURDED</a>	613
3.5.2.2.14	<a href="#">MAPLE_MMU_ATTR_COHERENT</a>	613
3.5.2.2.15	<a href="#">MAPLE_MMU_ATTR_WRITETHROUGH</a>	613
3.5.2.2.16	<a href="#">MAPLE_MMU_ATTR_LEAST_RU</a>	613
3.5.2.2.17	<a href="#">MAPLE_MMU_ATTR_L2_PARTITION_ID</a>	613
3.5.2.3	<a href="#">Maple Initialization</a>	613
3.5.2.3.1	<a href="#">Overview</a>	613
3.5.2.3.2	<a href="#">Data Structure Documentation</a>	617
3.5.2.3.2.1	<a href="#">struct maple_depe_wa_params_t</a>	617
3.5.2.3.2.1.1	<a href="#">Field Documentation</a>	617
3.5.2.3.2.1.2	<a href="#">bd</a>	617
3.5.2.3.2.2	<a href="#">struct maple_malloc_t</a>	617
3.5.2.3.2.2.1	<a href="#">Field Documentation</a>	617
3.5.2.3.2.2.2	<a href="#">size</a>	617
3.5.2.3.2.2.3	<a href="#">addr</a>	617
3.5.2.3.2.2.4	<a href="#">alignment</a>	617
3.5.2.3.2.3	<a href="#">struct maple_mmu_seg_t</a>	618
3.5.2.3.2.3.1	<a href="#">Field Documentation</a>	618
3.5.2.3.2.3.2	<a href="#">attr</a>	618
3.5.2.3.2.3.3	<a href="#">virt_addr</a>	618
3.5.2.3.2.3.4	<a href="#">phys_addr</a>	618
3.5.2.3.2.3.5	<a href="#">size</a>	618
3.5.2.3.2.4	<a href="#">struct maple_mmu_seg_update_t</a>	618
3.5.2.3.2.4.1	<a href="#">Field Documentation</a>	618
3.5.2.3.2.4.2	<a href="#">descriptor</a>	618
3.5.2.3.2.4.3	<a href="#">attributes</a>	618
3.5.2.3.2.5	<a href="#">struct maple_mmu_err_t</a>	618
3.5.2.3.2.5.1	<a href="#">Field Documentation</a>	619
3.5.2.3.2.5.2	<a href="#">err_addr</a>	619
3.5.2.3.2.5.3	<a href="#">err_type</a>	619
3.5.2.3.2.5.4	<a href="#">descriptors</a>	619
3.5.2.3.2.5.5	<a href="#">err_event</a>	619
3.5.2.3.2.6	<a href="#">struct maple_mmu_init_param_t</a>	619
3.5.2.3.2.6.1	<a href="#">Field Documentation</a>	619
3.5.2.3.2.6.2	<a href="#">trash_vaddr</a>	619
3.5.2.3.2.6.3	<a href="#">steering_bits</a>	619
3.5.2.3.2.7	<a href="#">union maple_version_t</a>	620
3.5.2.3.2.7.1	<a href="#">Field Documentation</a>	620
3.5.2.3.2.7.2	<a href="#">maple_w</a>	620
3.5.2.3.2.7.3	<a href="#">dev_fw</a>	620

Section number	Title	Page
3.5.2.3.2.7.4	ucode_vesion . . . . .	620
3.5.2.3.2.8	struct maple_open_params_t . . . . .	620
3.5.2.3.2.8.1	Field Documentation . . . . .	620
3.5.2.3.2.8.2	error_callback . . . . .	620
3.5.2.3.2.8.3	config_mbus_mmu . . . . .	620
3.5.2.3.2.8.4	mbus_base . . . . .	620
3.5.2.3.2.8.5	config_sbus_mmu . . . . .	621
3.5.2.3.2.8.6	sbus_base . . . . .	621
3.5.2.3.2.8.7	dev_init_params . . . . .	621
3.5.2.3.2.8.8	maple_init . . . . .	621
3.5.2.3.2.9	struct maple_init_params_t . . . . .	621
3.5.2.3.2.9.1	Field Documentation . . . . .	621
3.5.2.3.2.9.2	num_maples . . . . .	621
3.5.2.3.3	Macro Definition Documentation . . . . .	621
3.5.2.3.3.1	MAPLE_B3LW_UCODE . . . . .	621
3.5.2.3.3.2	MAPLE_B3W_UCODE . . . . .	621
3.5.2.3.3.3	MAPLE_B3W_INIT . . . . .	621
3.5.2.3.3.4	MAPLE_B3LW_INIT . . . . .	622
3.5.2.3.3.5	MAPLE_SYS_ERR . . . . .	622
3.5.2.3.3.6	MAPLE_MMU_ERR . . . . .	622
3.5.2.3.3.7	MAPLE_ECC_ERR . . . . .	622
3.5.2.3.3.8	MAPLE_CMD_MALLOC . . . . .	622
3.5.2.3.3.9	MAPLE_CMD_GET_UCODE_VERSION . . . . .	622
3.5.2.3.3.10	MAPLE_CMD_PCR_ACTIVATE_WITH_POLL . . . . .	622
3.5.2.3.3.11	MAPLE_CMD_PCR_ACTIVATE_NO_POLL . . . . .	622
3.5.2.3.3.12	MAPLE_CMD_MMU_SEGMENT_FIND . . . . .	622
3.5.2.3.3.13	MAPLE_CMD_MMU_SEGMENT_UPDATE . . . . .	622
3.5.2.3.3.14	MAPLE_CMD_MMU_SEGMENT_ENABLE . . . . .	623
3.5.2.3.3.15	MAPLE_CMD_MMU_SEGMENT_DISABLE . . . . .	623
3.5.2.3.3.16	MAPLE_CMD_MMU_ENABLE . . . . .	623
3.5.2.3.3.17	MAPLE_CMD_MMU_DISABLE . . . . .	623
3.5.2.3.3.18	MAPLE_CMD_MMU_PROTECT_DISABLE . . . . .	623
3.5.2.3.3.19	MAPLE_CMD_MMU_PROTECT_ENABLE . . . . .	623
3.5.2.3.3.20	MAPLE_CMD_MMU_ERROR_DETECT . . . . .	623
3.5.2.3.3.21	MAPLE_CMD_SOFT_RESET . . . . .	623
3.5.2.3.3.22	MAPLE_CMD_SET_TRACE_EVENTS . . . . .	623
3.5.2.3.3.23	MAPLE_CMD_CLEAR_TRACE_BUFFER . . . . .	623
3.5.2.3.3.24	MAPLE_CMD_GET_TRACE_BUFFER . . . . .	624
3.5.2.3.3.25	MAPLE_CMD_GET_TRACE_BUFFER_WRITE_PTR . . . . .	624
3.5.2.3.3.26	MAPLE_CMD_ACTIVATE_PDSCH_ACK_INT . . . . .	624
3.5.2.3.3.27	MAPLE_CMD_DISABLE_ECC_PROTECTION . . . . .	624
3.5.2.3.3.28	MAPLE_CMD_ENABLE_ECC_PROTECTION . . . . .	624
3.5.2.3.3.29	MAPLE_CMD_DEPE_WA . . . . .	624
3.5.2.3.3.30	MAPLE_CMD_PRE_POST_TASK_ID . . . . .	624
3.5.2.3.3.31	MAPLE_FLG_DEFAULT . . . . .	624

Section number	Title	Page
3.5.2.3.3.32	<a href="#">MAPLE_0_NAME</a>	624
3.5.2.3.3.33	<a href="#">MAPLE_1_NAME</a>	624
3.5.2.3.3.34	<a href="#">MAPLE_2_NAME</a>	624
3.5.2.3.4	<a href="#">Enumeration Type Documentation</a>	625
3.5.2.3.4.1	<a href="#">anonymous enum</a>	625
3.5.2.3.4.2	<a href="#">maple_pspicer2_flag_t</a>	625
3.5.2.3.4.3	<a href="#">maple_pcr_opcodes_t</a>	626
3.5.2.3.4.4	<a href="#">maple_dev_id_t</a>	626
3.5.2.3.4.5	<a href="#">anonymous enum</a>	627
3.5.2.3.4.6	<a href="#">anonymous enum</a>	627
3.5.2.3.4.7	<a href="#">maple_b3lw_init_power_sch_pe_t</a>	627
3.5.2.3.4.8	<a href="#">maple_b3lw_init_power_sch_t</a>	628
3.5.2.3.4.9	<a href="#">maple_b3lw_init_axi_aloc_bus_type_t</a>	628
3.5.2.3.4.10	<a href="#">maple_b3lw_init_axi_aloc_pe_t</a>	628
3.5.2.3.4.11	<a href="#">maple_b3lw_init_axi_aloc_t</a>	628
3.5.2.3.5	<a href="#">Function Documentation</a>	629
3.5.2.3.5.1	<a href="#">mapleDirectRead</a>	629
3.5.2.3.5.2	<a href="#">mapleDirectWrite</a>	629
3.5.2.3.5.3	<a href="#">mapleInitialize</a>	630
3.5.2.3.5.4	<a href="#">MAPLE_B3LW_INIT_PEx_POWER_SCHEME</a>	630
3.5.2.3.5.5	<a href="#">MAPLE_B3LW_INIT_AXIx_DEFAULT_PRIORITY</a>	631
3.5.2.3.5.6	<a href="#">MAPLE_B3LW_INIT_AXI_PE_ALC_PARAM</a>	631
3.5.2.3.6	<a href="#">Variable Documentation</a>	631
3.5.2.3.6.1	<a href="#">maple3lw_code</a>	631
3.5.2.3.6.2	<a href="#">maple3w_code</a>	632
3.5.2.4	<a href="#">Maple Workarounds API</a>	632
3.5.2.4.1	<a href="#">Overview</a>	632
3.5.2.4.2	<a href="#">Function Documentation</a>	632
3.5.2.4.2.1	<a href="#">maplePgCg</a>	632
3.5.3	<a href="#">Maple PE Generic API</a>	632
3.5.3.1	<a href="#">Overview</a>	632
3.5.3.2	<a href="#">Maple xxPE Runtime</a>	633
3.5.3.2.1	<a href="#">Overview</a>	633
3.5.3.2.2	<a href="#">Data Structure Documentation</a>	633
3.5.3.2.2.1	<a href="#">struct maple_xxpe_ch_info_t</a>	633
3.5.3.2.2.1.1	<a href="#">Field Documentation</a>	633
3.5.3.2.2.1.2	<a href="#">bd_base</a>	633
3.5.3.2.2.1.3	<a href="#">bd_enq</a>	634
3.5.3.2.2.1.4	<a href="#">bd_deq</a>	634
3.5.3.2.2.1.5	<a href="#">bd_ring_size</a>	634
3.5.3.2.2.1.6	<a href="#">num_dispatched_bd</a>	634
3.5.3.2.2.1.7	<a href="#">num_reaped_bd</a>	634
3.5.3.2.3	<a href="#">Macro Definition Documentation</a>	634
3.5.3.2.3.1	<a href="#">MAPLE_PE_CH_CMD_RX_POLL</a>	634
3.5.3.2.3.2	<a href="#">MAPLE_PE_CH_CMD_VIRT_TRANS_ENABLE</a>	634

Section number	Title	Page
3.5.3.2.3.3	<a href="#">MAPLE_PE_CH_CMD_VIRT_TRANS_DISABLE</a>	634
3.5.3.2.3.4	<a href="#">MAPLE_PE_CH_CMD_GO</a>	634
3.5.3.2.3.5	<a href="#">MAPLE_PE_CH_INFO_GET</a>	634
3.5.3.2.3.6	<a href="#">MAPLE_PE_CH_ACTIVATE_JOB</a>	634
3.5.3.3	<a href="#">Maple xxPE Initialization</a>	635
3.5.3.3.1	<a href="#">Overview</a>	635
3.5.3.3.2	<a href="#">Data Structure Documentation</a>	636
3.5.3.3.2.1	<a href="#">struct maple_pe_init_params_t</a>	636
3.5.3.3.2.1.1	<a href="#">Field Documentation</a>	636
3.5.3.3.2.1.2	<a href="#">num_devices</a>	636
3.5.3.3.2.2	<a href="#">struct maple_pe_ch_open_params_t</a>	636
3.5.3.3.2.2.1	<a href="#">Field Documentation</a>	636
3.5.3.3.2.2.2	<a href="#">flags</a>	636
3.5.3.3.2.2.3	<a href="#">high_priority</a>	636
3.5.3.3.2.2.4	<a href="#">int_enable</a>	636
3.5.3.3.2.2.5	<a href="#">no_translation</a>	637
3.5.3.3.2.2.6	<a href="#">no_automatic_reap</a>	637
3.5.3.3.2.2.7	<a href="#">single_channel_to_int</a>	637
3.5.3.3.2.2.8	<a href="#">use_go_function</a>	637
3.5.3.3.2.2.9	<a href="#">channel_location</a>	637
3.5.3.3.2.2.10	<a href="#">int_dispatcher</a>	637
3.5.3.3.2.2.11	<a href="#">int_num</a>	637
3.5.3.3.2.2.12	<a href="#">int_priority</a>	637
3.5.3.3.2.2.13	<a href="#">mmu_task_id</a>	637
3.5.3.3.2.2.14	<a href="#">steering_bits</a>	637
3.5.3.3.3	<a href="#">Macro Definition Documentation</a>	637
3.5.3.3.3.1	<a href="#">MAPLE_MAX_NUM_BD_PTRS</a>	637
3.5.3.3.4	<a href="#">Typedef Documentation</a>	638
3.5.3.3.4.1	<a href="#">maple_pe_ch</a>	638
3.5.3.3.4.2	<a href="#">maple_pe_hw_sem_id</a>	638
3.5.3.3.4.3	<a href="#">maple_xxpe_dispatch</a>	638
3.5.3.3.4.4	<a href="#">maple_xxpe_reap</a>	638
3.5.3.3.5	<a href="#">Enumeration Type Documentation</a>	638
3.5.3.3.5.1	<a href="#">maple_pe_bd_priority_t</a>	638
3.5.3.3.5.2	<a href="#">maple_pe_num_bd_t</a>	638
3.5.3.3.5.3	<a href="#">anonymous enum</a>	639
3.5.3.3.5.4	<a href="#">maple_pe_type_t</a>	639
3.5.3.3.5.5	<a href="#">maple_pe_int_t</a>	639
3.5.3.3.5.6	<a href="#">maple_pe_int_trgt_t</a>	639
3.5.3.3.5.7	<a href="#">anonymous enum</a>	639
3.5.4	<a href="#">Maple CRCPE API</a>	640
3.5.4.1	<a href="#">Overview</a>	640
3.5.4.2	<a href="#">CRCPE Initialization</a>	640
3.5.4.2.1	<a href="#">Overview</a>	640
3.5.4.2.2	<a href="#">Data Structure Documentation</a>	641

Section number	Title	Page
3.5.4.2.2.1	<code>struct crcpe_open_params_t</code>	641
3.5.4.2.2.1.1	Field Documentation	641
3.5.4.2.2.1.2	<code>maple_handle</code>	641
3.5.4.2.2.1.3	<code>maple_pe_bd_priority</code>	641
3.5.4.2.2.1.4	<code>maple_pe_num_bd</code>	641
3.5.4.2.2.1.5	<code>crcpe_params</code>	641
3.5.4.2.3	Macro Definition Documentation	641
3.5.4.2.3.1	<code>CRCPE_DEV_ID_0</code>	641
3.5.4.2.3.2	<code>MAPLE_0_CRCPE_NAME</code>	641
3.5.4.2.3.3	<code>MAPLE_1_CRCPE_NAME</code>	642
3.5.4.2.3.4	<code>MAPLE_2_CRCPE_NAME</code>	642
3.5.4.2.4	Typedef Documentation	642
3.5.4.2.4.1	<code>maple_crcpe_init_params_t</code>	642
3.5.4.2.4.2	<code>maple_crcpe_init_params_s</code>	642
3.5.4.2.4.3	<code>maple_crcpe_ch_open_params_t</code>	642
3.5.4.2.5	Enumeration Type Documentation	642
3.5.4.2.5.1	<code>anonymous enum</code>	642
3.5.4.2.6	Function Documentation	642
3.5.4.2.6.1	<code>mapleCrcpeInitialize</code>	642
3.5.4.3	CRCPE Runtime	643
3.5.4.3.1	Overview	643
3.5.4.3.2	Data Structure Documentation	644
3.5.4.3.2.1	<code>struct maple_crcpe_job_t</code>	644
3.5.4.3.2.1.1	Field Documentation	644
3.5.4.3.2.1.2	<code>flags</code>	644
3.5.4.3.2.1.3	<code>buffer_size</code>	644
3.5.4.3.2.1.4	<code>input</code>	645
3.5.4.3.2.1.5	<code>init_value</code>	645
3.5.4.3.2.1.6	<code>result</code>	645
3.5.4.3.2.1.7	<code>aux</code>	645
3.5.4.3.2.1.8	<code>bd_index</code>	645
3.5.4.3.3	Macro Definition Documentation	645
3.5.4.3.3.1	<code>CRCPE_MAX_NUM_BD_FOR_DISPATCH</code>	645
3.5.4.3.3.2	<code>MAPLE_CRCPE_CMD_RX_POLL</code>	645
3.5.4.3.3.3	<code>CRCPE_BD_MANUAL_ACTIVATION</code>	646
3.5.4.3.3.4	<code>CRCPE_INT_EN</code>	646
3.5.4.3.3.5	<code>CRCPE_UPDATE</code>	646
3.5.4.3.3.6	<code>CRCPE_RVRS_IN</code>	646
3.5.4.3.3.7	<code>CRCPE_RVRS_OUT</code>	646
3.5.4.3.3.8	<code>CRCPE_INV_OUT</code>	646
3.5.4.3.3.9	<code>CRCPE_CHECK_FAIL</code>	646
3.5.4.3.4	Enumeration Type Documentation	646
3.5.4.3.4.1	<code>anonymous enum</code>	646
3.5.4.3.4.2	<code>anonymous enum</code>	646
3.5.4.3.4.3	<code>anonymous enum</code>	647

Section number	Title	Page
3.5.4.3.5	Function Documentation . . . . .	647
3.5.4.3.5.1	CRCPE_BS . . . . .	647
3.5.5	Maple TVPE API . . . . .	647
3.5.5.1	Overview . . . . .	647
3.5.5.2	Macro Definition Documentation . . . . .	648
3.5.5.2.1	TVPE_MAX_NUM_BD_FOR_DISPATCH . . . . .	648
3.5.5.2.2	NUM_VITERBI_POLYNOM_SETS . . . . .	648
3.5.5.2.3	NUM_VITERBI_PUNC_VECTORS . . . . .	648
3.5.5.3	TVPE Initialization . . . . .	648
3.5.5.3.1	Overview . . . . .	648
3.5.5.3.2	Data Structure Documentation . . . . .	649
3.5.5.3.2.1	struct type_viterbi_polynomial_set . . . . .	649
3.5.5.3.2.1.1	Field Documentation . . . . .	649
3.5.5.3.2.1.2	m_polygen1 . . . . .	649
3.5.5.3.2.1.3	m_polygen0 . . . . .	649
3.5.5.3.2.1.4	m_polygen3 . . . . .	650
3.5.5.3.2.1.5	m_polygen2 . . . . .	650
3.5.5.3.2.2	struct type_turbo_params_t . . . . .	650
3.5.5.3.2.2.1	Field Documentation . . . . .	650
3.5.5.3.2.2.2	apq_threshold . . . . .	650
3.5.5.3.2.3	struct type_viterbi_params_t . . . . .	650
3.5.5.3.2.3.1	Field Documentation . . . . .	650
3.5.5.3.2.3.2	punturing_vector . . . . .	650
3.5.5.3.2.3.3	puncturing_pattern . . . . .	650
3.5.5.3.2.3.4	polynomial_set . . . . .	651
3.5.5.3.2.4	struct type_open_params_t . . . . .	651
3.5.5.3.2.4.1	Field Documentation . . . . .	651
3.5.5.3.2.4.2	maple_handle . . . . .	651
3.5.5.3.2.4.3	maple_pe_bd_priority . . . . .	651
3.5.5.3.2.4.4	maple_pe_num_bd . . . . .	651
3.5.5.3.2.4.5	tvpe_turbo_params . . . . .	651
3.5.5.3.2.4.6	tvpe_viterbi_params . . . . .	651
3.5.5.3.3	Macro Definition Documentation . . . . .	651
3.5.5.3.3.1	TVPE_DEV_ID_0 . . . . .	651
3.5.5.3.3.2	TVPE_DEV_ID_1 . . . . .	652
3.5.5.3.3.3	MAPLE_0_TVPE_NAME . . . . .	652
3.5.5.3.3.4	MAPLE_1_TVPE_NAME . . . . .	652
3.5.5.3.4	Typedef Documentation . . . . .	652
3.5.5.3.4.1	maple_tvpe_init_params_t . . . . .	652
3.5.5.3.4.2	maple_tvpe_init_params_s . . . . .	652
3.5.5.3.4.3	maple_tvpe_ch_open_params_t . . . . .	652
3.5.5.3.5	Enumeration Type Documentation . . . . .	652
3.5.5.3.5.1	anonymous enum . . . . .	652
3.5.5.3.6	Function Documentation . . . . .	652
3.5.5.3.6.1	mapleTvpeInitialize . . . . .	652

Section number	Title	Page
3.5.5.4	<a href="#">TVPE Runtime</a>	653
3.5.5.4.1	<a href="#">Overview</a>	653
3.5.5.4.2	<a href="#">Data Structure Documentation</a>	655
3.5.5.4.2.1	<a href="#">struct tvpe_job_e_param_t</a>	655
3.5.5.4.2.1.1	<a href="#">Field Documentation</a>	656
3.5.5.4.2.1.2	<a href="#">e_cb_sd_ini</a>	656
3.5.5.4.2.1.3	<a href="#">e_sd_minus</a>	656
3.5.5.4.2.1.4	<a href="#">e_sd_plus</a>	656
3.5.5.4.2.1.5	<a href="#">e_cb_pfa_ini</a>	656
3.5.5.4.2.1.6	<a href="#">e_pfa_minus</a>	656
3.5.5.4.2.1.7	<a href="#">e_pfa_plus</a>	656
3.5.5.4.2.1.8	<a href="#">e_cb_psa_ini</a>	656
3.5.5.4.2.1.9	<a href="#">e_psa_minus</a>	656
3.5.5.4.2.1.10	<a href="#">e_psa_plus</a>	656
3.5.5.4.2.2	<a href="#">struct maple_tvpe_job_t</a>	656
3.5.5.4.2.2.1	<a href="#">Field Documentation</a>	657
3.5.5.4.2.2.2	<a href="#">first_flags</a>	657
3.5.5.4.2.2.3	<a href="#">second_flags</a>	657
3.5.5.4.2.2.4	<a href="#">third_flags</a>	657
3.5.5.4.2.2.5	<a href="#">hard_output_addr</a>	657
3.5.5.4.2.2.6	<a href="#">inputs</a>	657
3.5.5.4.2.2.7	<a href="#">offsets</a>	658
3.5.5.4.2.2.8	<a href="#">harq_buffer</a>	658
3.5.5.4.2.2.9	<a href="#">harq_weight_flags</a>	658
3.5.5.4.2.2.10	<a href="#">soft_output_addr</a>	658
3.5.5.4.2.2.11	<a href="#">e_param_ptr</a>	658
3.5.5.4.2.2.12	<a href="#">harq_acc_input_addr</a>	658
3.5.5.4.2.2.13	<a href="#">pfs_vec_sizes</a>	658
3.5.5.4.2.2.14	<a href="#">pf_vector_size</a>	659
3.5.5.4.2.2.15	<a href="#">ps_vector_size</a>	659
3.5.5.4.2.2.16	<a href="#">harq_acc_output_addr</a>	659
3.5.5.4.2.2.17	<a href="#">fourth_flags</a>	659
3.5.5.4.2.2.18	<a href="#">bd_index</a>	659
3.5.5.4.3	<a href="#">Macro Definition Documentation</a>	659
3.5.5.4.3.1	<a href="#">MAPLE_TVPE_CMD_SET_VITERBI_POLY</a>	659
3.5.5.4.3.2	<a href="#">MAPLE_TVPE_CMD_GET_PE_ACCUMULATOR</a>	659
3.5.5.4.3.3	<a href="#">MAPLE_TVPE_CMD_RX_POLL</a>	659
3.5.5.4.3.4	<a href="#">TVPE_BD_MANUAL_ACTIVATION</a>	659
3.5.5.4.3.5	<a href="#">TVPE_INT_EN</a>	660
3.5.5.4.3.6	<a href="#">TVPE_TURBO_LMAP_EN</a>	660
3.5.5.4.3.7	<a href="#">TVPE_3GLTE_EN</a>	660
3.5.5.4.3.8	<a href="#">TVPE_VITERBI_TBZE</a>	660
3.5.5.4.3.9	<a href="#">TVPE_ZTTB</a>	660
3.5.5.4.3.10	<a href="#">TVPE_TURBO_CRC_EN</a>	660
3.5.5.4.3.11	<a href="#">TVPE_TURBO_HAOE</a>	660

Section number	Title	Page
3.5.5.4.3.12	TVPE_BLOCK_SIZE . . . . .	660
3.5.5.4.3.13	TVPE_TURBO_LLMAP_LCF . . . . .	660
3.5.5.4.3.14	TVPE_HOE . . . . .	660
3.5.5.4.3.15	TVPE_TURBO_DPNC_EN . . . . .	660
3.5.5.4.3.16	TVPE_BUF_SIZE . . . . .	661
3.5.5.4.3.17	TVPE_TURBO_VEC_OFFSET . . . . .	661
3.5.5.4.3.18	TVPE_HARD_OUT_OFFSET . . . . .	661
3.5.5.4.3.19	TVPE_TURBO_LL_R_OUT_SF . . . . .	661
3.5.5.4.3.20	TVPE_HARQ_IHBSA . . . . .	661
3.5.5.4.3.21	TVPE_FIRST_TIME_HARQ . . . . .	661
3.5.5.4.3.22	TVPE_HARQ_IHBSZ . . . . .	661
3.5.5.4.3.23	TVPE_TURBO_HARQ_W1_EN . . . . .	661
3.5.5.4.3.24	TVPE_TURBO_HARQ_W2_EN . . . . .	661
3.5.5.4.3.25	TVPE_TURBO_HARQ_W3_EN . . . . .	661
3.5.5.4.3.26	TVPE_TURBO_HARQ_W1 . . . . .	661
3.5.5.4.3.27	TVPE_TURBO_HARQ_W2 . . . . .	662
3.5.5.4.3.28	TVPE_TURBO_HARQ_W3 . . . . .	662
3.5.5.4.3.29	TVPE_CRC_REFLECT . . . . .	662
3.5.5.4.3.30	TVPE_AQC_AUTOSTOP . . . . .	662
3.5.5.4.3.31	TVPE_CRC_AUTOSTOP . . . . .	662
3.5.5.4.3.32	TVPE_CRC_SCRC . . . . .	662
3.5.5.4.3.33	TVPE_HARQ_EN . . . . .	662
3.5.5.4.3.34	TVPE_POLARITY . . . . .	662
3.5.5.4.3.35	TVPE_DOBSY . . . . .	662
3.5.5.4.3.36	TVPE_DOBST . . . . .	662
3.5.5.4.4	Enumeration Type Documentation . . . . .	663
3.5.5.4.4.1	maple_tvpe_k_t . . . . .	663
3.5.5.4.4.2	maple_tvpe_rate_t . . . . .	663
3.5.5.4.4.3	maple_tvpe_type_t . . . . .	663
3.5.5.4.4.4	maple_tvpe_punc_t . . . . .	663
3.5.5.4.4.5	maple_tvpe_max_iter_t . . . . .	663
3.5.5.4.4.6	maple_tvpe_min_iter_t . . . . .	663
3.5.5.4.4.7	maple_tvpe_data_struct_t . . . . .	663
3.5.5.4.4.8	maple_tvpe_crc_t . . . . .	664
3.5.5.4.4.9	maple_tvpe_dre_t . . . . .	664
3.5.5.4.4.10	maple_tvpe_mbust_prio_t . . . . .	664
3.5.5.4.4.11	maple_tvpe_soft_output_t . . . . .	664
3.5.5.4.4.12	maple_tvpe_vit_set_t . . . . .	665
3.5.5.4.4.13	tvpe_harq_hus_t . . . . .	665
3.5.6	Maple FTPE API . . . . .	665
3.5.6.1	Overview . . . . .	665
3.5.6.2	FTPE Initialization . . . . .	665
3.5.6.2.1	Overview . . . . .	665
3.5.6.2.2	Data Structure Documentation . . . . .	667
3.5.6.2.2.1	struct ftpe_size_params_t . . . . .	667

Section number	Title	Page
3.5.6.2.2.1.1	Field Documentation . . . . .	667
3.5.6.2.2.1.2	ds0 . . . . .	667
3.5.6.2.2.1.3	ds1 . . . . .	667
3.5.6.2.2.1.4	ds2 . . . . .	667
3.5.6.2.2.1.5	ds3 . . . . .	667
3.5.6.2.2.1.6	ds4 . . . . .	667
3.5.6.2.2.1.7	ds5 . . . . .	667
3.5.6.2.2.2	struct ftpe_open_params_t . . . . .	667
3.5.6.2.2.2.1	Field Documentation . . . . .	667
3.5.6.2.2.2.2	maple_handle . . . . .	667
3.5.6.2.2.2.3	maple_pe_bd_priority . . . . .	668
3.5.6.2.2.2.4	maple_pe_num_bd . . . . .	668
3.5.6.2.2.2.5	ftpe_config . . . . .	668
3.5.6.2.2.2.6	ftpe_data_size_sets . . . . .	668
3.5.6.2.3	Macro Definition Documentation . . . . .	668
3.5.6.2.3.1	FTPE_MAX_NUM_BD_FOR_DISPATCH . . . . .	668
3.5.6.2.3.2	FTPE_PARAM_DSS_NUM . . . . .	668
3.5.6.2.3.3	MAPLE_FTPE_BCIS_EN . . . . .	668
3.5.6.2.3.4	MAPLE_0_FTPE_0_NAME . . . . .	668
3.5.6.2.3.5	MAPLE_0_FTPE_1_NAME . . . . .	668
3.5.6.2.3.6	MAPLE_0_FTPE_2_NAME . . . . .	668
3.5.6.2.3.7	MAPLE_1_FTPE_0_NAME . . . . .	668
3.5.6.2.3.8	MAPLE_1_FTPE_1_NAME . . . . .	669
3.5.6.2.3.9	MAPLE_1_FTPE_2_NAME . . . . .	669
3.5.6.2.3.10	MAPLE_2_FTPE_0_NAME . . . . .	669
3.5.6.2.3.11	MAPLE_2_FTPE_1_NAME . . . . .	669
3.5.6.2.4	Typedef Documentation . . . . .	669
3.5.6.2.4.1	maple_ftpe_init_params_t . . . . .	669
3.5.6.2.4.2	maple_ftpe_init_params_s . . . . .	669
3.5.6.2.4.3	maple_ftpe_ch_open_params_t . . . . .	669
3.5.6.2.5	Enumeration Type Documentation . . . . .	669
3.5.6.2.5.1	maple_ftpe_buff_config_t . . . . .	669
3.5.6.2.5.2	anonymous enum . . . . .	669
3.5.6.2.5.3	anonymous enum . . . . .	670
3.5.6.2.6	Function Documentation . . . . .	670
3.5.6.2.6.1	mapleFtpeInitialize . . . . .	670
3.5.6.3	FTPE Runtime . . . . .	670
3.5.6.3.1	Overview . . . . .	670
3.5.6.3.2	Data Structure Documentation . . . . .	672
3.5.6.3.2.1	struct maple_ftpe_mult_buff_params_t . . . . .	672
3.5.6.3.2.1.1	Field Documentation . . . . .	673
3.5.6.3.2.1.2	pre_buff_ptr . . . . .	673
3.5.6.3.2.1.3	pst_buff_ptr . . . . .	673
3.5.6.3.2.1.4	pre_buff_size . . . . .	673
3.5.6.3.2.1.5	pst_buff_size . . . . .	673

Section number	Title	Page
3.5.6.3.2.1.6	<a href="#">pst_steering_bits</a>	673
3.5.6.3.2.1.7	<a href="#">pre_steering_bits</a>	673
3.5.6.3.2.2	<a href="#">union maple_ftpe_job_extension_t</a>	673
3.5.6.3.2.2.1	<a href="#">Field Documentation</a>	674
3.5.6.3.2.2.2	<a href="#">extension_header</a>	674
3.5.6.3.2.2.3	<a href="#">fcg</a>	674
3.5.6.3.2.2.4	<a href="#">cg</a>	674
3.5.6.3.2.2.5	<a href="#">fc_rpt</a>	674
3.5.6.3.2.2.6	<a href="#">fc_pre</a>	674
3.5.6.3.2.2.7	<a href="#">fc_in_sc</a>	674
3.5.6.3.2.2.8	<a href="#">fcb_ptr</a>	674
3.5.6.3.2.2.9	<a href="#">fc_base_real</a>	674
3.5.6.3.2.2.10	<a href="#">fc_base_img</a>	674
3.5.6.3.2.2.11	<a href="#">fc_size</a>	674
3.5.6.3.2.2.12	<a href="#">fc_step_size</a>	675
3.5.6.3.2.2.13	<a href="#">fc_shift_real</a>	675
3.5.6.3.2.2.14	<a href="#">next_num_pi</a>	675
3.5.6.3.2.2.15	<a href="#">chip_offset</a>	675
3.5.6.3.2.2.16	<a href="#">curr_num_pi</a>	675
3.5.6.3.2.2.17	<a href="#">slot_gen_off</a>	675
3.5.6.3.2.2.18	<a href="#">lss</a>	675
3.5.6.3.2.2.19	<a href="#">ssn</a>	675
3.5.6.3.2.2.20	<a href="#">code_length</a>	675
3.5.6.3.2.2.21	<a href="#">slot_num</a>	675
3.5.6.3.2.2.22	<a href="#">reas_scl_ptr</a>	675
3.5.6.3.2.2.23	<a href="#">fc_shift_img</a>	675
3.5.6.3.2.3	<a href="#">struct maple_ftpe_job_t</a>	675
3.5.6.3.2.3.1	<a href="#">Field Documentation</a>	676
3.5.6.3.2.3.2	<a href="#">first_flags</a>	676
3.5.6.3.2.3.3	<a href="#">second_flags</a>	676
3.5.6.3.2.3.4	<a href="#">third_flags</a>	676
3.5.6.3.2.3.5	<a href="#">fourth_flags</a>	677
3.5.6.3.2.3.6	<a href="#">fifth_flags</a>	677
3.5.6.3.2.3.7	<a href="#">buffer_size</a>	677
3.5.6.3.2.3.8	<a href="#">post_multiplication</a>	677
3.5.6.3.2.3.9	<a href="#">post_mult_real</a>	677
3.5.6.3.2.3.10	<a href="#">post_mult_img</a>	677
3.5.6.3.2.3.11	<a href="#">input</a>	677
3.5.6.3.2.3.12	<a href="#">output</a>	677
3.5.6.3.2.3.13	<a href="#">bd_rpt_stat_ptr</a>	677
3.5.6.3.2.3.14	<a href="#">pre_operation_ptr</a>	677
3.5.6.3.2.3.15	<a href="#">post_multiplier_ptr</a>	678
3.5.6.3.2.3.16	<a href="#">in_exp_ptr</a>	678
3.5.6.3.2.3.17	<a href="#">input_exponent</a>	678
3.5.6.3.2.3.18	<a href="#">per_resb_exp_ptr</a>	678

Section number	Title	Page
3.5.6.3.2.3.19	extension_ptr . . . . .	678
3.5.6.3.2.3.20	bd_index . . . . .	678
3.5.6.3.3	Macro Definition Documentation . . . . .	678
3.5.6.3.3.1	MAPLE_FTPE_CMD_RX_POLL . . . . .	678
3.5.6.3.3.2	MAPLE_FTPE_CMD_PRE_POST_UPDATE . . . . .	678
3.5.6.3.3.3	MAPLE_FTPE_CMD_GET_PE_ACCUMULATOR . . . . .	678
3.5.6.3.3.4	FTPE_BD_MANUAL_ACTIVATION . . . . .	679
3.5.6.3.3.5	FTPE_BD_CFG0_FC_CG . . . . .	679
3.5.6.3.3.6	FTPE_BD_CFG0_DSTZP . . . . .	679
3.5.6.3.3.7	FTPE_BD_CFG0_OFFKB . . . . .	679
3.5.6.3.3.8	FTPE_BD_CFG0_OFF16 . . . . .	679
3.5.6.3.3.9	FTPE_BD_PACKED_EXP_STAT . . . . .	679
3.5.6.3.3.10	FTPE_BD_CFG0_PRBIE . . . . .	679
3.5.6.3.3.11	FTPE_BD_CFG0_SOUS . . . . .	679
3.5.6.3.3.12	FTPE_BD_COHERENCY_MODE . . . . .	679
3.5.6.3.3.13	FTPE_BD_CFG0_INT_EN . . . . .	679
3.5.6.3.3.14	FTPE_BD_CFG1_AIUS . . . . .	679
3.5.6.3.3.15	FTPE_BD_CFG1_PROUTR . . . . .	680
3.5.6.3.3.16	FTPE_BD_CFG1_PSMUR . . . . .	680
3.5.6.3.3.17	FTPE_BD_CFG1_ZERO_PAD . . . . .	680
3.5.6.3.3.18	FTPE_BD_CFG1_SINS . . . . .	680
3.5.6.3.3.19	FTPE_BD_CFG1_CPRE . . . . .	680
3.5.6.3.3.20	FTPE_BD_CFG1_GRDC . . . . .	680
3.5.6.3.3.21	FTPE_BD_CFG1_AFS . . . . .	680
3.5.6.3.3.22	FTPE_BD_CFG1_PSTME . . . . .	680
3.5.6.3.3.23	FTPE_BD_CFG1_CPIE . . . . .	680
3.5.6.3.3.24	FTPE_BD_CFG1_GR_EN . . . . .	681
3.5.6.3.3.25	FTPE_BD_CFG1_OVA_SCL . . . . .	681
3.5.6.3.3.26	FTPE_BD_CFG1_SCL_TYPE . . . . .	681
3.5.6.3.3.27	FTPE_BD_CFG1_ITE . . . . .	681
3.5.6.3.3.28	FTPE_BD_CFG1_GI_EN . . . . .	681
3.5.6.3.3.29	FTPE_BD_CFG3_PM_SCL . . . . .	681
3.5.6.3.3.30	FTPE_BD_CFG3USR_SCL_DWN_STG0 . . . . .	681
3.5.6.3.3.31	FTPE_BD_CFG3USR_SCL_DWN_STG1 . . . . .	681
3.5.6.3.3.32	FTPE_BD_CFG3USR_SCL_DWN_STG2 . . . . .	681
3.5.6.3.3.33	FTPE_BD_CFG3USR_SCL_DWN_STG3 . . . . .	681
3.5.6.3.3.34	FTPE_BD_CFG3USR_SCL_DWN_STG4 . . . . .	681
3.5.6.3.3.35	FTPE_BD_CFG3USR_SCL_DWN_STG5 . . . . .	682
3.5.6.3.3.36	FTPE_BD_CFG3IN_SCL . . . . .	682
3.5.6.3.3.37	FTPE_BD_CFG3ADP_OVA_SCL . . . . .	682
3.5.6.3.3.38	FTPE_BD_CFG4_CPS . . . . .	682
3.5.6.3.3.39	FTPE_BD_CFG4_BD_RPT . . . . .	682
3.5.6.3.4	Enumeration Type Documentation . . . . .	682
3.5.6.3.4.1	anonymous enum . . . . .	682
3.5.6.3.4.2	maple_ftpe_post_vec_t . . . . .	682

Section number	Title	Page
3.5.6.3.4.3	maple_ftpe_pre_vec_t . . . . .	682
3.5.6.3.4.4	maple_ftpe_post_scale_t . . . . .	683
3.5.6.3.4.5	maple_ftpe_extra_scale_t . . . . .	683
3.5.6.3.4.6	maple_ftpe_data_size_set_t . . . . .	683
3.5.6.3.4.7	maple_ftpe_axi_pr_t . . . . .	683
3.5.7	Maple EQPE API . . . . .	683
3.5.7.1	Overview . . . . .	683
3.5.7.2	EQPE Initialization . . . . .	684
3.5.7.2.1	Overview . . . . .	684
3.5.7.2.2	Data Structure Documentation . . . . .	684
3.5.7.2.2.1	struct eqpe_open_params_t . . . . .	684
3.5.7.2.2.1.1	Field Documentation . . . . .	685
3.5.7.2.2.1.2	maple_handle . . . . .	685
3.5.7.2.2.1.3	maple_pe_bd_priority . . . . .	685
3.5.7.2.2.1.4	maple_pe_num_bd . . . . .	685
3.5.7.2.3	Macro Definition Documentation . . . . .	685
3.5.7.2.3.1	EQPE_DEV_ID_0 . . . . .	685
3.5.7.2.3.2	EQPE_DEV_ID_1 . . . . .	685
3.5.7.2.3.3	EQPE_DEV_ID_2 . . . . .	685
3.5.7.2.3.4	EQPE_DEV_ID_3 . . . . .	685
3.5.7.2.3.5	EQPE_DEV_NAME_0 . . . . .	685
3.5.7.2.3.6	EQPE_DEV_NAME_1 . . . . .	685
3.5.7.2.3.7	EQPE_DEV_NAME_2 . . . . .	685
3.5.7.2.3.8	EQPE_DEV_NAME_3 . . . . .	686
3.5.7.2.4	Typedef Documentation . . . . .	686
3.5.7.2.4.1	maple_eqpe_init_params_t . . . . .	686
3.5.7.2.4.2	maple_eqpe_init_params_s . . . . .	686
3.5.7.2.4.3	maple_eqpe_ch_open_params_t . . . . .	686
3.5.7.2.5	Enumeration Type Documentation . . . . .	686
3.5.7.2.5.1	anonymous enum . . . . .	686
3.5.7.2.6	Function Documentation . . . . .	686
3.5.7.2.6.1	mapleEqpeInitialize . . . . .	686
3.5.7.3	EQPE Runtime . . . . .	687
3.5.7.3.1	Overview . . . . .	687
3.5.7.3.2	Macro Definition Documentation . . . . .	688
3.5.7.3.2.1	EQPE_MAX_NUM_BD_FOR_DISPATCH . . . . .	688
3.5.7.3.2.2	MAPLE_EQPE_CMD_GET_PE_ACCUMULATOR . . . . .	688
3.5.7.3.2.3	MAPLE_EQPE_CMD_GET_ECC_EVENT_REG . . . . .	688
3.5.7.3.2.4	MAPLE_EQPE_CMD_RX_POLL . . . . .	688
3.5.7.3.3	Enumeration Type Documentation . . . . .	688
3.5.7.3.3.1	maple_eqpe_ecc_event_flag_t . . . . .	688
3.5.7.3.4	MAPLE EQPE BD . . . . .	689
3.5.7.3.4.1	Overview . . . . .	689
3.5.7.3.4.2	Data Structure Documentation . . . . .	691
3.5.7.3.4.2.1	struct maple_eqpe_job_t . . . . .	691

Section number	Title	Page
3.5.7.3.4.2.2	Field Documentation . . . . .	692
3.5.7.3.4.2.3	first_flags . . . . .	692
3.5.7.3.4.2.4	second_flags . . . . .	692
3.5.7.3.4.2.5	matrix_dim . . . . .	692
3.5.7.3.4.2.6	low_rr . . . . .	693
3.5.7.3.4.2.7	high_rr . . . . .	693
3.5.7.3.4.2.8	align_val . . . . .	693
3.5.7.3.4.2.9	axi_pr . . . . .	693
3.5.7.3.4.2.10	y_ptr . . . . .	693
3.5.7.3.4.2.11	y_params . . . . .	693
3.5.7.3.4.2.12	h_ptr . . . . .	693
3.5.7.3.4.2.13	h_params . . . . .	693
3.5.7.3.4.2.14	s_ptr . . . . .	693
3.5.7.3.4.2.15	w_ptr . . . . .	693
3.5.7.3.4.2.16	w_params . . . . .	694
3.5.7.3.4.2.17	f_ptr . . . . .	694
3.5.7.3.4.2.18	f_params . . . . .	694
3.5.7.3.4.2.19	nb_ptr . . . . .	694
3.5.7.3.4.2.20	c_ptr . . . . .	694
3.5.7.3.4.2.21	scl_ba_ptr . . . . .	694
3.5.7.3.4.2.22	scl_offsets . . . . .	694
3.5.7.3.4.2.23	y_scl_ptr . . . . .	694
3.5.7.3.4.2.24	out_ptr . . . . .	694
3.5.7.3.4.2.25	out_scl_ptr . . . . .	694
3.5.7.3.4.2.26	bd_index . . . . .	695
3.5.7.3.4.3	Macro Definition Documentation . . . . .	695
3.5.7.3.4.3.1	EQPE_BD_MANUAL_ACTIVATION . . . . .	695
3.5.7.3.4.3.2	EQPE_BD_INT_EN . . . . .	695
3.5.7.3.4.3.3	EQPE_BD_C_EN . . . . .	695
3.5.7.3.4.3.4	EQPE_BD_W_PER_RX . . . . .	695
3.5.7.3.4.3.5	EQPE_BD_RR2 . . . . .	695
3.5.7.3.4.3.6	EQPE_BD_RR3 . . . . .	695
3.5.7.3.4.3.7	EQPE_CONSECUTIVE_H . . . . .	695
3.5.7.3.4.3.8	EQPE_NUM_H_PTRS . . . . .	695
3.5.7.3.4.3.9	EQPE_NUM_F_PTRS . . . . .	695
3.5.7.3.4.3.10	EQPE_NUM_OUT_PTRS . . . . .	696
3.5.7.3.4.4	Enumeration Type Documentation . . . . .	696
3.5.7.3.4.4.1	anonymous enum . . . . .	696
3.5.7.3.4.4.2	anonymous enum . . . . .	696
3.5.7.3.4.4.3	anonymous enum . . . . .	696
3.5.7.3.4.4.4	anonymous enum . . . . .	696
3.5.7.3.4.4.5	anonymous enum . . . . .	697
3.5.7.3.4.4.6	anonymous enum . . . . .	697
3.5.7.3.4.4.7	anonymous enum . . . . .	697
3.5.7.3.4.4.8	anonymous enum . . . . .	697

Section number	Title	Page
3.5.7.3.4.4.9	anonymous enum . . . . .	698
3.5.7.3.4.4.10	anonymous enum . . . . .	698
3.5.7.3.4.4.11	anonymous enum . . . . .	698
3.5.7.3.4.5	Function Documentation . . . . .	698
3.5.7.3.4.5.1	EQPE_BD_LX . . . . .	698
3.5.7.3.4.5.2	EQPE_BD_RX . . . . .	700
3.5.7.3.4.5.3	EQPE_BD_COLS . . . . .	700
3.5.7.3.4.5.4	EQPE_BD_ROWS . . . . .	700
3.5.7.3.4.5.5	EQPE_BD_C_SCL . . . . .	701
3.5.7.3.4.5.6	EQPE_BD_W_COL . . . . .	701
3.5.7.3.4.5.7	EQPE_BD_W_ROW . . . . .	701
3.5.7.3.4.5.8	EQPE_BD_S_COL . . . . .	702
3.5.7.3.4.5.9	EQPE_BD_S_ROW . . . . .	702
3.5.7.3.4.5.10	EQPE_RR_SET_COLUMN . . . . .	702
3.5.7.3.4.5.11	EQPE_BD_RR0 . . . . .	703
3.5.7.3.4.5.12	EQPE_BD_RR1 . . . . .	703
3.5.7.3.4.5.13	EQPE_BD_ALIGN_VAL . . . . .	703
3.5.7.3.4.5.14	EQPE_BD_W_SIZE . . . . .	704
3.5.7.3.4.5.15	EQPE_BD_S_SIZE . . . . .	704
3.5.7.3.4.5.16	EQPE_BD_Y_OFFSET . . . . .	704
3.5.7.3.4.5.17	EQPE_BD_Y_GAP . . . . .	705
3.5.7.3.4.5.18	EQPE_BD_OUT_OFFSET0 . . . . .	705
3.5.7.3.4.5.19	EQPE_BD_OUT_OFFSET1 . . . . .	705
3.5.7.3.4.5.20	EQPE_BD_OUT_OFFSET2 . . . . .	706
3.5.7.3.4.5.21	EQPE_BD_OUT_OFFSET3 . . . . .	706
3.5.7.3.4.5.22	EQPE_BD_H_OFFSET . . . . .	706
3.5.7.3.4.5.23	EQPE_BD_H_GAP . . . . .	706
3.5.7.3.4.5.24	EQPE_BD_W_OFFSET . . . . .	707
3.5.7.3.4.5.25	EQPE_BD_W_GAP . . . . .	707
3.5.7.3.4.5.26	EQPE_BD_F_OFFSET . . . . .	707
3.5.7.3.4.5.27	EQPE_BD_F_GAP . . . . .	708
3.5.8	Maple DEPE API . . . . .	709
3.5.8.1	Overview . . . . .	709
3.5.8.2	DEPE Initialization . . . . .	709
3.5.8.2.1	Overview . . . . .	709
3.5.8.2.2	Data Structure Documentation . . . . .	710
3.5.8.2.2.1	struct depe_open_params_t . . . . .	710
3.5.8.2.2.1.1	Field Documentation . . . . .	710
3.5.8.2.2.1.2	maple_handle . . . . .	710
3.5.8.2.2.1.3	maple_pe_bd_priority . . . . .	710
3.5.8.2.2.1.4	maple_pe_num_bd . . . . .	710
3.5.8.2.3	Macro Definition Documentation . . . . .	710
3.5.8.2.3.1	DEPE_DEV_ID_0 . . . . .	710
3.5.8.2.3.2	DEPE_DEV_ID_1 . . . . .	710
3.5.8.2.3.3	MAPLE_0_DEPE_NAME . . . . .	710

Section number	Title	Page
3.5.8.2.3.4	<a href="#">MAPLE_1_DEPE_NAME</a>	710
3.5.8.2.4	<a href="#">Typedef Documentation</a>	711
3.5.8.2.4.1	<a href="#">maple_depe_init_params_t</a>	711
3.5.8.2.4.2	<a href="#">maple_depe_init_params_s</a>	711
3.5.8.2.4.3	<a href="#">maple_depe_ch_open_params_t</a>	711
3.5.8.2.5	<a href="#">Enumeration Type Documentation</a>	711
3.5.8.2.5.1	<a href="#">anonymous enum</a>	711
3.5.8.2.6	<a href="#">Function Documentation</a>	711
3.5.8.2.6.1	<a href="#">mapleDepeInitialize</a>	711
3.5.8.3	<a href="#">DEPE Runtime</a>	712
3.5.8.3.1	<a href="#">Overview</a>	712
3.5.8.3.2	<a href="#">Macro Definition Documentation</a>	712
3.5.8.3.2.1	<a href="#">DEPE_MAX_NUM_BD_FOR_DISPATCH</a>	712
3.5.8.3.2.2	<a href="#">MAPLE_DEPE_CMD_GET_PE_ACCUMULATOR</a>	712
3.5.8.3.2.3	<a href="#">MAPLE_DEPE_CMD_RX_POLL</a>	713
3.5.8.3.3	<a href="#">MAPLE DEPE BD</a>	713
3.5.8.3.3.1	<a href="#">Overview</a>	713
3.5.8.3.3.2	<a href="#">Data Structure Documentation</a>	714
3.5.8.3.3.2.1	<a href="#">struct maple_depe_job_t</a>	714
3.5.8.3.3.2.2	<a href="#">Field Documentation</a>	714
3.5.8.3.3.2.3	<a href="#">first_flags</a>	714
3.5.8.3.3.2.4	<a href="#">input</a>	714
3.5.8.3.3.2.5	<a href="#">output</a>	715
3.5.8.3.3.2.6	<a href="#">header</a>	715
3.5.8.3.3.2.7	<a href="#">sts</a>	715
3.5.8.3.3.2.8	<a href="#">aux_flags</a>	715
3.5.8.3.3.2.9	<a href="#">sep_vector</a>	715
3.5.8.3.3.2.10	<a href="#">rmna</a>	715
3.5.8.3.3.2.11	<a href="#">headers</a>	715
3.5.8.3.3.2.12	<a href="#">bd_index</a>	715
3.5.8.3.3.3	<a href="#">Macro Definition Documentation</a>	716
3.5.8.3.3.3.1	<a href="#">DEPE_BD_MANUAL_ACTIVATION</a>	716
3.5.8.3.3.3.2	<a href="#">DEPE_BD_INT_EN</a>	716
3.5.8.3.3.3.3	<a href="#">DEPE_BD_COE</a>	716
3.5.8.3.3.3.4	<a href="#">DEPE_TRANSPORT_BLOCK</a>	716
3.5.8.3.3.3.5	<a href="#">DFPE_SVE_SVE</a>	716
3.5.8.3.3.4	<a href="#">Enumeration Type Documentation</a>	716
3.5.8.3.3.4.1	<a href="#">anonymous enum</a>	716
3.5.8.3.3.4.2	<a href="#">anonymous enum</a>	716
3.5.8.3.3.4.3	<a href="#">anonymous enum</a>	717
3.5.8.3.3.4.4	<a href="#">anonymous enum</a>	718
3.5.8.3.3.5	<a href="#">Function Documentation</a>	718
3.5.8.3.3.5.1	<a href="#">DEPE_IBS</a>	718
3.5.8.3.3.5.2	<a href="#">DEPE_NOH</a>	718
3.5.8.3.3.5.3	<a href="#">DEPE_OBS</a>	719

Section number	Title	Page
3.5.8.3.3.5.4	DEPE_PFS . . . . .	719
3.5.8.3.3.5.5	DEPE_PSS . . . . .	720
3.5.8.3.3.5.6	DEPE_OBO . . . . .	720
3.5.8.3.3.5.7	MAPLE DEPE Headers . . . . .	720
3.5.8.3.3.5.8	Overview . . . . .	720
3.5.8.3.3.5.9	Data Structure Documentation . . . . .	721
3.5.8.3.3.5.10	union depe_3glte_header_t . . . . .	721
3.5.8.3.3.5.11	Field Documentation . . . . .	721
3.5.8.3.3.5.12	nof . . . . .	721
3.5.8.3.3.5.13	obo . . . . .	721
3.5.8.3.3.5.14	ibo . . . . .	721
3.5.8.3.3.5.15	cbsi . . . . .	721
3.5.8.3.3.5.16	cm . . . . .	721
3.5.8.3.3.5.17	lh . . . . .	722
3.5.8.3.3.5.18	cd . . . . .	722
3.5.8.3.3.5.19	noh . . . . .	722
3.5.8.3.3.5.20	rmno . . . . .	722
3.5.8.3.3.5.21	rms . . . . .	722
3.5.8.3.3.5.22	rmni . . . . .	722
3.5.8.3.3.5.23	union depe_wimax_header_t . . . . .	722
3.5.8.3.3.5.24	Field Documentation . . . . .	723
3.5.8.3.3.5.25	rmno . . . . .	723
3.5.8.3.3.5.26	rms . . . . .	723
3.5.8.3.3.5.27	cbsi . . . . .	723
3.5.8.3.3.5.28	rd . . . . .	723
3.5.8.3.3.5.29	lh . . . . .	723
3.5.8.3.3.5.30	cd . . . . .	723
3.5.8.3.3.5.31	noh . . . . .	723
3.5.8.3.3.5.32	union depe_wimax16m_header_t . . . . .	723
3.5.8.3.3.5.33	Field Documentation . . . . .	724
3.5.8.3.3.5.34	clsb . . . . .	724
3.5.8.3.3.5.35	rmno . . . . .	724
3.5.8.3.3.5.36	clsy . . . . .	724
3.5.8.3.3.5.37	clsw . . . . .	724
3.5.8.3.3.5.38	cbsi . . . . .	724
3.5.8.3.3.5.39	rd . . . . .	724
3.5.8.3.3.5.40	lh . . . . .	724
3.5.8.3.3.5.41	cd . . . . .	724
3.5.8.3.3.5.42	noh . . . . .	724
3.5.8.3.3.5.43	union depe_umts_header_t . . . . .	725
3.5.8.3.3.5.44	Field Documentation . . . . .	725
3.5.8.3.3.5.45	pfem2 . . . . .	725
3.5.8.3.3.5.46	cbs . . . . .	725
3.5.8.3.3.5.47	bct . . . . .	725
3.5.8.3.3.5.48	obo . . . . .	725

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.5.8.3.3.5.49	ibo . . . . .	725
3.5.8.3.3.5.50	cbc . . . . .	725
3.5.8.3.3.5.51	p . . . . .	726
3.5.8.3.3.5.52	bcm . . . . .	726
3.5.8.3.3.5.53	rep . . . . .	726
3.5.8.3.3.5.54	rrm . . . . .	726
3.5.8.3.3.5.55	sd . . . . .	726
3.5.8.3.3.5.56	lh . . . . .	726
3.5.8.3.3.5.57	cd . . . . .	726
3.5.8.3.3.5.58	noh . . . . .	726
3.5.8.3.3.5.59	psem2 . . . . .	727
3.5.8.3.3.5.60	pem1 . . . . .	727
3.5.8.3.3.5.61	sei . . . . .	727
3.5.8.3.3.5.62	sem . . . . .	727
3.5.8.3.3.5.63	psei2 . . . . .	727
3.5.8.3.3.5.64	pfei2 . . . . .	727
3.5.8.3.3.5.65	psei1 . . . . .	727
3.5.8.3.3.5.66	pfei1 . . . . .	727
3.5.8.3.3.5.67	pso . . . . .	728
3.5.8.3.3.5.68	pfo . . . . .	728
3.5.8.3.3.5.69	ncb . . . . .	728
3.5.8.3.3.5.70	epfei2 . . . . .	728
3.5.8.3.3.5.71	epsei2 . . . . .	728
3.5.8.3.3.5.72	epsei1 . . . . .	728
3.5.8.3.3.5.73	epfei1 . . . . .	728
3.5.8.3.3.5.74	epsem2 . . . . .	728
3.5.8.3.3.5.75	epem1 . . . . .	728
3.5.8.3.3.5.76	esei . . . . .	729
3.5.8.3.3.5.77	esem . . . . .	729
3.5.8.3.3.5.78	Enumeration Type Documentation . . . . .	729
3.5.8.3.3.5.79	anonymous enum . . . . .	729
3.5.9	<b>Maple PUSCH API</b> . . . . .	729
3.5.9.1	<b>Overview</b> . . . . .	729
3.5.9.1.1	<b>PUSCH Initialization</b> . . . . .	730
3.5.9.1.1.1	<b>Overview</b> . . . . .	730
3.5.9.1.1.2	<b>Data Structure Documentation</b> . . . . .	730
3.5.9.1.1.2.1	<b>struct pusch_open_params_t</b> . . . . .	730
3.5.9.1.1.2.2	<b>Field Documentation</b> . . . . .	730
3.5.9.1.1.2.3	<b>maple_handle</b> . . . . .	730
3.5.9.1.1.2.4	<b>maple_pe_bd_priority</b> . . . . .	731
3.5.9.1.1.2.5	<b>maple_pe_max_num_bd_rings</b> . . . . .	731
3.5.9.1.1.2.6	<b>struct maple_pusch_ch_open_additional_interrupt</b> . . . . .	731
3.5.9.1.1.2.7	<b>Field Documentation</b> . . . . .	731
3.5.9.1.1.2.8	<b>int_enable</b> . . . . .	731
3.5.9.1.1.2.9	<b>multiplexed_int</b> . . . . .	731

Section number	Title	Page
3.5.9.1.1.2.10	<code>int_dispatcher</code>	731
3.5.9.1.1.2.11	<code>int_callback</code>	731
3.5.9.1.1.2.12	<code>int_num</code>	731
3.5.9.1.1.2.13	<code>int_priority</code>	731
3.5.9.1.1.2.14	<code>struct maple_pusch_ch_open_term_additional_interrupt</code>	731
3.5.9.1.1.2.15	Field Documentation	732
3.5.9.1.1.2.16	<code>int_enable</code>	732
3.5.9.1.1.2.17	<code>multiplexed_int</code>	732
3.5.9.1.1.2.18	<code>int_dispatcher</code>	732
3.5.9.1.1.2.19	<code>int_callback</code>	732
3.5.9.1.1.2.20	<code>int_num</code>	732
3.5.9.1.1.2.21	<code>int_priority</code>	732
3.5.9.1.1.2.22	<code>struct maple_pusch_ch_open_params_t</code>	732
3.5.9.1.1.2.23	Field Documentation	733
3.5.9.1.1.2.24	<code>pe_ch_params</code>	733
3.5.9.1.1.2.25	<code>ctrl_interrupt</code>	733
3.5.9.1.1.2.26	<code>done_cb</code>	733
3.5.9.1.1.2.27	<code>all_ctrl_done_cb</code>	733
3.5.9.1.1.2.28	<code>eq_term_interrupt</code>	733
3.5.9.1.1.2.29	<code>pu_term_interrupt</code>	733
3.5.9.1.1.3	Macro Definition Documentation	733
3.5.9.1.1.3.1	<code>PUSCH_DEV_ID_0</code>	733
3.5.9.1.1.3.2	<code>PUSCH_DEV_NAME_0</code>	733
3.5.9.1.1.3.3	<code>PUSCH_DEV_NAME_1</code>	733
3.5.9.1.1.4	TypeDef Documentation	733
3.5.9.1.1.4.1	<code>maple_pusch_init_params_s</code>	733
3.5.9.1.1.4.2	<code>maple_pusch_init_params_t</code>	734
3.5.9.1.1.4.3	<code>add_int_cb</code>	734
3.5.9.1.1.4.4	<code>maple_pusch_int_cb_t</code>	734
3.5.9.1.1.5	Enumeration Type Documentation	734
3.5.9.1.1.5.1	<code>anonymous enum</code>	734
3.5.9.1.1.6	Function Documentation	734
3.5.9.1.1.6.1	<code>maplePuschInitialize</code>	734
3.5.9.1.2	PUSCH Runtime	735
3.5.9.1.2.1	Overview	735
3.5.9.1.2.2	Macro Definition Documentation	740
3.5.9.1.2.2.1	<code>MAPLE_PUSCH_CMD_CTRL_POLL</code>	740
3.5.9.1.2.2.2	<code>PUSCH_CH_CMD_GET_EQPE_STATUS</code>	740
3.5.9.1.2.2.3	<code>PUSCH_CH_CMD_GET_TERM_STATUS</code>	740
3.5.9.1.2.2.4	<code>PUSCH_CH_CMD_SET_USER_NEIGHBOR_READY</code>	740
3.5.9.1.2.2.5	<code>PUSCH_MAX_NUM_BD_FOR_DISPATCH</code>	740
3.5.9.1.2.2.6	<code>PUSCH_BD_MANUAL_ACTIVATION</code>	740
3.5.9.1.2.2.7	<code>PUSCH_BD_ALL_USERS_DONE_INT_EN</code>	740
3.5.9.1.2.2.8	<code>PUSCH_BD_ALL_CTRL_INT_EN</code>	741
3.5.9.1.2.2.9	<code>PUSCH_BD_ALL_EQ_TERM_INT_EN</code>	741

Section number	Title	Page
3.5.9.1.2.2.10	PUSCH_BD_ALL_PU_TERM_INT_EN . . . . .	741
3.5.9.1.2.2.11	PUSCH_BD_EXTENDED_JOB . . . . .	741
3.5.9.1.2.2.12	PUSCH_NV_BETA_OUT_EN . . . . .	741
3.5.9.1.2.2.13	PUSCH_COMP_EN . . . . .	741
3.5.9.1.2.2.14	PUSCH_JOINT_EQ_EN . . . . .	741
3.5.9.1.2.2.15	PUSCH_BD_EXCP_EN . . . . .	741
3.5.9.1.2.2.16	PUSCH_BD_NV_BETA_SRC . . . . .	741
3.5.9.1.2.2.17	PUSCH_BD_DECOPLE . . . . .	742
3.5.9.1.2.2.18	PUSCH_NUM_OF_ROWS . . . . .	742
3.5.9.1.2.2.19	OUT_CQI_RI_DECODED . . . . .	742
3.5.9.1.2.2.20	OUT_CQI_AMOUNT1 . . . . .	742
3.5.9.1.2.2.21	MODULATION_QPSK . . . . .	742
3.5.9.1.2.2.22	MODULATION_16QAM . . . . .	742
3.5.9.1.2.2.23	MODULATION_64QAM . . . . .	742
3.5.9.1.2.2.24	PUSCH_SEGMENT_HEADER_LV0 . . . . .	742
3.5.9.1.2.2.25	PUSCH_SEGMENT_HEADER_LV1 . . . . .	742
3.5.9.1.2.2.26	PUSCH_SEGMENT_HEADER_LV2 . . . . .	742
3.5.9.1.2.2.27	PUSCH_SEGMENT_HEADER_LV3 . . . . .	742
3.5.9.1.2.2.28	PUSCH_SEGMENT_HEADER_C_EN . . . . .	743
3.5.9.1.2.2.29	PUSCH_SEGMENT_HEADER_SN . . . . .	743
3.5.9.1.2.2.30	PUSCH_SEGMENT_HEADER_LTC_0 . . . . .	743
3.5.9.1.2.2.31	PUSCH_SEGMENT_HEADER_LTC_1 . . . . .	743
3.5.9.1.2.2.32	PUSCH_SEGMENT_HEADER_LTC_2 . . . . .	743
3.5.9.1.2.2.33	PUSCH_SEGMENT_HEADER_LTC_3 . . . . .	743
3.5.9.1.2.2.34	PUSCH_SEGMENT_HEADER_USERS_DONE_0 . . . . .	743
3.5.9.1.2.2.35	PUSCH_SEGMENT_HEADER_USERS_DONE_1 . . . . .	743
3.5.9.1.2.2.36	PUSCH_SEGMENT_HEADER_USERS_DONE_2 . . . . .	743
3.5.9.1.2.2.37	PUSCH_SEGMENT_HEADER_USERS_DONE_3 . . . . .	743
3.5.9.1.2.2.38	PUSCH_SEGMENT_HEADER_USERS_DONE_BITMASK . . . . .	744
3.5.9.1.2.2.39	PUSCH_SEGMENT_HEADER_W_OFFSET . . . . .	744
3.5.9.1.2.2.40	PUSCH_SEGMENT_HEADER_W_GAP . . . . .	744
3.5.9.1.2.2.41	PUSCH_SEGMENT_HEADER_F_OFFSET . . . . .	744
3.5.9.1.2.2.42	PUSCH_SEGMENT_HEADER_F_GAP . . . . .	744
3.5.9.1.2.2.43	PUSCH_SEGMENT_HEADER_SRS_EN . . . . .	744
3.5.9.1.2.2.44	PUSCH_SEGMENT_HEADER_USER_RB_START . . . . .	744
3.5.9.1.2.2.45	PUSCH_SEGMENT_HEADER_USER_RB_AMOUNT . . . . .	744
3.5.9.1.2.2.46	PUSCH_SEGMENT_HEADER_USER_ID_IN_LAYER . . . . .	745
3.5.9.1.2.2.47	PUSCH_SEGMENT_HEADER_GROUP0_MASK . . . . .	745
3.5.9.1.2.2.48	PUSCH_SEGMENT_HEADER_GROUP1_MASK . . . . .	745
3.5.9.1.2.2.49	PUSCH_SEGMENT_HEADER_GROUP2_MASK . . . . .	745
3.5.9.1.2.2.50	PUSCH_SEGMENT_HEADER_GROUP3_MASK . . . . .	745
3.5.9.1.2.2.51	PUSCH_SEGMENT_HEADER_GROUP4_MASK . . . . .	745
3.5.9.1.2.2.52	PUSCH_SEGMENT_HEADER_GROUP5_MASK . . . . .	745
3.5.9.1.2.2.53	PUSCH_SEGMENT_HEADER_GROUP6_MASK . . . . .	745
3.5.9.1.2.2.54	PUSCH_SEGMENT_HEADER_GROUP7_MASK . . . . .	745

Section number	Title	Page
3.5.9.1.2.2.55	PUSCH_USER_HEADER_DONE_INT_EN . . . . .	746
3.5.9.1.2.2.56	PUSCH_USER_HEADER_CTRL_INT_EN . . . . .	746
3.5.9.1.2.2.57	PUSCH_USER_HEADER_DISCARD_CW1 . . . . .	746
3.5.9.1.2.2.58	PUSCH_USER_HEADER_DISCARD_CW0 . . . . .	746
3.5.9.1.2.2.59	PUSCH_USER_HEADER_FH_ENABLE . . . . .	746
3.5.9.1.2.2.60	PUSCH_USER_NV_BETA_OUT_EN . . . . .	746
3.5.9.1.2.2.61	PUSCH_USER_HEADER_LAYER_0 . . . . .	746
3.5.9.1.2.2.62	PUSCH_USER_HEADER_LAYER_1 . . . . .	746
3.5.9.1.2.2.63	PUSCH_USER_HEADER_LAYER_2 . . . . .	746
3.5.9.1.2.2.64	PUSCH_USER_HEADER_LAYER_3 . . . . .	746
3.5.9.1.2.2.65	PUSCH_USER_HEADER_SRS_EN . . . . .	746
3.5.9.1.2.2.66	PUSCH_USER_HEADER_CARRIER_0 . . . . .	746
3.5.9.1.2.2.67	PUSCH_USER_HEADER_CARRIER_1 . . . . .	747
3.5.9.1.2.2.68	PUSCH_USER_HEADER_CARRIER_2 . . . . .	747
3.5.9.1.2.2.69	PUSCH_USER_HEADER_CARRIER_3 . . . . .	747
3.5.9.1.2.2.70	PUSCH_USER_HEADER_CARRIER_4 . . . . .	747
3.5.9.1.2.2.71	PUSCH_USER_HEADER_HOE_CW_EN . . . . .	747
3.5.9.1.2.2.72	PUSCH_USER_HEADER_LLMAP_CW_HYBRID . . . . .	747
3.5.9.1.2.2.73	PUSCH_USER_HEADER_HAOE_CW_EN . . . . .	747
3.5.9.1.2.2.74	PUSCH_USER_HEADER_FTH_CW_EN . . . . .	747
3.5.9.1.2.2.75	PUSCH_USER_HEADER_CRC_A_STP_CW_EN . . . . .	747
3.5.9.1.2.2.76	PUSCH_USER_HEADER_W1E_CW . . . . .	747
3.5.9.1.2.2.77	PUSCH_USER_HEADER_W2E_CW . . . . .	747
3.5.9.1.2.2.78	PUSCH_USER_HEADER_CQL_MAX_OUT_EN . . . . .	747
3.5.9.1.2.3	Enumeration Type Documentation . . . . .	748
3.5.9.1.2.3.1	anonymous enum . . . . .	748
3.5.9.1.2.3.2	pusch_num_of_cols . . . . .	748
3.5.9.1.2.3.3	pusch_num_ack_bits_t . . . . .	748
3.5.9.1.2.3.4	pusch_segment_header_user_type_t . . . . .	749
3.5.9.1.2.3.5	pusch_segment_header_cols_t . . . . .	749
3.5.9.1.2.3.6	pusch_segment_header_rows_t . . . . .	749
3.5.9.1.2.3.7	pusch_segment_header_weights_shared_columns_t . . . . .	750
3.5.9.1.2.3.8	pusch_segment_header_w_per_rx_t . . . . .	750
3.5.9.1.2.3.9	pusch_segment_header_w_row_t . . . . .	750
3.5.9.1.2.3.10	pusch_segment_header_shared_columns_t . . . . .	751
3.5.9.1.2.3.11	pusch_segment_header_shared_rows_t . . . . .	751
3.5.9.1.2.3.12	pusch_segment_header_s_scl_type_t . . . . .	751
3.5.9.1.2.3.13	pusch_segment_header_intrp_type_t . . . . .	751
3.5.9.1.2.4	Function Documentation . . . . .	752
3.5.9.1.2.4.1	PUSCH_SEGMENT_HEADER_USER_TYPE . . . . .	752
3.5.9.1.2.4.2	PUSCH_SEGMENT_RB_START . . . . .	752
3.5.10	Maple PUFFT API . . . . .	752
3.5.10.1	Overview . . . . .	752
3.5.10.2	PUFFT Initialization . . . . .	753
3.5.10.2.1	Overview . . . . .	753

Section number	Title	Page
3.5.10.2.2	Data Structure Documentation . . . . .	754
3.5.10.2.2.1	struct pufft_open_params_t . . . . .	754
3.5.10.2.2.1.1	Field Documentation . . . . .	754
3.5.10.2.2.1.2	maple_handle . . . . .	754
3.5.10.2.2.1.3	maple_pe_bd_priority . . . . .	754
3.5.10.2.2.1.4	maple_pe_num_bd . . . . .	754
3.5.10.2.2.1.5	antx_in_addr . . . . .	754
3.5.10.2.2.1.6	antx_in_size . . . . .	754
3.5.10.2.2.1.7	sector_config . . . . .	755
3.5.10.2.2.1.8	pre_mult_addr . . . . .	755
3.5.10.2.2.1.9	ack_addr . . . . .	755
3.5.10.2.2.1.10	ack_data . . . . .	755
3.5.10.2.2.1.11	soc_timer_conf . . . . .	755
3.5.10.2.2.1.12	pre_mult_steering_bits . . . . .	755
3.5.10.2.2.1.13	post_mult_addr . . . . .	755
3.5.10.2.2.1.14	fc_shift_real . . . . .	755
3.5.10.2.2.1.15	fc_shift_imag . . . . .	755
3.5.10.2.2.1.16	fc_base_real . . . . .	755
3.5.10.2.2.1.17	fc_base_imag . . . . .	756
3.5.10.2.2.2	struct maple_pufft_ch_add_int_params_t . . . . .	756
3.5.10.2.2.2.1	Field Documentation . . . . .	756
3.5.10.2.2.2.2	int_enable . . . . .	756
3.5.10.2.2.2.3	multiplexed_int . . . . .	756
3.5.10.2.2.2.4	int_dispatcher . . . . .	756
3.5.10.2.2.2.5	int_callback . . . . .	756
3.5.10.2.2.2.6	int_num . . . . .	756
3.5.10.2.2.2.7	int_priority . . . . .	756
3.5.10.2.2.3	struct maple_pufft_ch_open_params_t . . . . .	756
3.5.10.2.3	Macro Definition Documentation . . . . .	757
3.5.10.2.3.1	PUFFT_INIT_OVFL_CNT . . . . .	757
3.5.10.2.3.2	PUFFT_INIT_FTPE_INDX . . . . .	757
3.5.10.2.3.3	PUFFT_DEV_ID_0 . . . . .	757
3.5.10.2.3.4	MAPLE_0_PUFFT_NAME . . . . .	757
3.5.10.2.3.5	MAPLE_1_PUFFT_NAME . . . . .	757
3.5.10.2.3.6	MAPLE_2_PUFFT_NAME . . . . .	757
3.5.10.2.4	Typedef Documentation . . . . .	757
3.5.10.2.4.1	maple_pufft_int_cb_t . . . . .	757
3.5.10.2.4.2	maple_pufft_init_params_s . . . . .	757
3.5.10.2.4.3	maple_pufft_init_params_t . . . . .	757
3.5.10.2.5	Enumeration Type Documentation . . . . .	757
3.5.10.2.5.1	anonymous enum . . . . .	757
3.5.10.2.5.2	anonymous enum . . . . .	758
3.5.10.2.6	Function Documentation . . . . .	758
3.5.10.2.6.1	maplePufftInitialize . . . . .	758
3.5.10.3	PUFFT Runtime . . . . .	758

Section number	Title	Page
3.5.10.3.1	Overview . . . . .	758
3.5.10.3.2	Data Structure Documentation . . . . .	760
3.5.10.3.2.1	struct maple_pufft_job_t . . . . .	760
3.5.10.3.2.1.1	Field Documentation . . . . .	760
3.5.10.3.2.1.2	first_flags . . . . .	760
3.5.10.3.2.1.3	ant_status . . . . .	760
3.5.10.3.2.1.4	ant_status_short . . . . .	760
3.5.10.3.2.1.5	timing_adj . . . . .	760
3.5.10.3.2.1.6	status_ptr . . . . .	760
3.5.10.3.2.1.7	second_flags . . . . .	760
3.5.10.3.2.1.8	antx_input . . . . .	761
3.5.10.3.2.1.9	output . . . . .	761
3.5.10.3.2.1.10	output_gap . . . . .	761
3.5.10.3.2.1.11	bd_index . . . . .	761
3.5.10.3.2.2	union maple_pufft_status_t . . . . .	761
3.5.10.3.2.3	struct pufft_mpisr_ch_params_t . . . . .	761
3.5.10.3.3	Macro Definition Documentation . . . . .	761
3.5.10.3.3.1	PUFFT_SET_MPISR_CHANNELS . . . . .	761
3.5.10.3.3.2	PUFFT_SET_MPISR_TID . . . . .	761
3.5.10.3.3.3	PUFFT_MAX_NUM_BD_FOR_DISPATCH . . . . .	761
3.5.10.3.3.4	PUFFT_BD_MANUAL_ACTIVATION . . . . .	761
3.5.10.3.3.5	PUFFT_INT_EN . . . . .	761
3.5.10.3.3.6	PUFFT_FC_GEN_EN . . . . .	762
3.5.10.3.3.7	PUFFT_OVA_SCL . . . . .	762
3.5.10.3.3.8	PUFFT_ACK_INT_EN . . . . .	762
3.5.10.3.3.9	PUFFT_ANT_MASK . . . . .	762
3.5.10.3.3.10	PUFFT_ADP_OVA_SCL . . . . .	762
3.5.10.3.4	Enumeration Type Documentation . . . . .	762
3.5.10.3.4.1	anonymous enum . . . . .	762
3.5.10.3.4.2	pufft_axi_priority_t . . . . .	762
3.5.10.3.4.3	maple_pufft_pre_vec_t . . . . .	763
3.5.10.3.4.4	maple_pufft_post_vec_t . . . . .	763
3.5.10.3.4.5	anonymous enum . . . . .	763
3.5.10.3.4.6	maple_pufft_alt_ubw_t . . . . .	763
3.5.11	Maple PDSCH API . . . . .	764
3.5.11.1	Overview . . . . .	764
3.5.11.2	Data Structure Documentation . . . . .	764
3.5.11.2.1	struct pdsch_sector_queue_param_t . . . . .	764
3.5.11.2.1.1	Field Documentation . . . . .	765
3.5.11.2.1.1.1	queue . . . . .	765
3.5.11.2.1.1.2	write_ptr . . . . .	765
3.5.11.2.1.1.3	read_ptr . . . . .	765
3.5.11.2.2	struct pdsch_dbg_status_param_t . . . . .	765
3.5.11.2.2.1	Field Documentation . . . . .	765
3.5.11.2.2.1.1	status . . . . .	765

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.5.11.2.2.1.2	error . . . . .	765
3.5.11.2.2.1.3	sec_num . . . . .	765
3.5.11.2.3	struct maple_pdsch_pid_t . . . . .	766
3.5.11.2.3.1	Field Documentation . . . . .	766
3.5.11.2.3.1.1	reserved . . . . .	766
3.5.11.2.3.1.2	cw_data_offsets . . . . .	766
3.5.11.2.3.1.3	data . . . . .	766
3.5.11.3	Macro Definition Documentation . . . . .	766
3.5.11.3.1	PDSCH_MAX_NUM_BD_FOR_DISPATCH . . . . .	766
3.5.11.4	Enumeration Type Documentation . . . . .	766
3.5.11.4.1	pdsch_sbw_to_rb . . . . .	766
3.5.11.5	MAPLE PDSCH BD . . . . .	767
3.5.11.5.1	Overview . . . . .	767
3.5.11.5.2	Data Structure Documentation . . . . .	771
3.5.11.5.2.1	struct maple_pdsch_csi_rs_header_t . . . . .	771
3.5.11.5.2.1.1	Field Documentation . . . . .	771
3.5.11.5.2.1.2	csi_rs_header . . . . .	771
3.5.11.5.2.1.3	csi_cge . . . . .	771
3.5.11.5.2.1.4	csi_cgm . . . . .	771
3.5.11.5.2.1.5	csi_rs_ports . . . . .	771
3.5.11.5.2.1.6	cs_rs_ontop . . . . .	771
3.5.11.5.2.1.7	nidcsi . . . . .	772
3.5.11.5.2.1.8	csi_rs_conf . . . . .	772
3.5.11.5.2.2	struct maple_pdsch_csrsparamters_t . . . . .	772
3.5.11.5.2.2.1	Field Documentation . . . . .	772
3.5.11.5.2.2.2	cs_rs_header . . . . .	772
3.5.11.5.2.2.3	cs_rs_ontop . . . . .	772
3.5.11.5.2.2.4	cs_rs_ports . . . . .	772
3.5.11.5.2.2.5	cs_cge . . . . .	772
3.5.11.5.2.2.6	cs_cgm . . . . .	772
3.5.11.5.2.2.7	cell_id . . . . .	772
3.5.11.5.2.3	union maple_pdsch_job_extension_t . . . . .	772
3.5.11.5.2.3.1	Field Documentation . . . . .	773
3.5.11.5.2.3.2	extension_header . . . . .	773
3.5.11.5.2.3.3	import_addr . . . . .	773
3.5.11.5.2.3.4	noit . . . . .	773
3.5.11.5.2.3.5	csrs_header_addr . . . . .	773
3.5.11.5.2.3.6	__pad0__ . . . . .	773
3.5.11.5.2.3.7	fc_address . . . . .	773
3.5.11.5.2.3.8	nprsrb0 . . . . .	773
3.5.11.5.2.3.9	nprsrb1 . . . . .	774
3.5.11.5.2.4	struct maple_pdsch_job_t . . . . .	774
3.5.11.5.2.4.1	Field Documentation . . . . .	774
3.5.11.5.2.4.2	first_flags . . . . .	774
3.5.11.5.2.4.3	second_flags . . . . .	774

Section number	Title	Page
3.5.11.5.2.4.4	third_flags . . . . .	774
3.5.11.5.2.4.5	hdr_data_ptrs . . . . .	775
3.5.11.5.2.4.6	hdr_config . . . . .	775
3.5.11.5.2.4.7	bd_index . . . . .	775
3.5.11.5.2.4.8	syms_done . . . . .	775
3.5.11.5.2.4.9	extension_ptr . . . . .	775
3.5.11.5.2.5	struct maple_pdsch_user_header_t . . . . .	775
3.5.11.5.2.5.1	Field Documentation . . . . .	776
3.5.11.5.2.5.2	first_flags . . . . .	776
3.5.11.5.2.5.3	second_flags . . . . .	776
3.5.11.5.2.5.4	third_flags . . . . .	776
3.5.11.5.2.5.5	tb_size . . . . .	776
3.5.11.5.2.5.6	num_out_bits . . . . .	776
3.5.11.5.2.5.7	tb_input . . . . .	776
3.5.11.5.2.6	struct maple_pdsch_cw_header_t . . . . .	776
3.5.11.5.2.6.1	Field Documentation . . . . .	777
3.5.11.5.2.6.2	cw_init . . . . .	777
3.5.11.5.2.6.3	cw_mod_type . . . . .	777
3.5.11.5.2.6.4	cw_trgt_layer . . . . .	777
3.5.11.5.2.6.5	gain_b_exp . . . . .	777
3.5.11.5.2.6.6	gain_a_exp . . . . .	777
3.5.11.5.2.6.7	gain_b_mantissa . . . . .	777
3.5.11.5.2.6.8	gain_a_mantissa . . . . .	777
3.5.11.5.2.7	struct maple_pdsch_sub_frm_ctrl_t . . . . .	777
3.5.11.5.2.7.1	Field Documentation . . . . .	778
3.5.11.5.2.7.2	bf_offset . . . . .	778
3.5.11.5.2.7.3	nrbf . . . . .	778
3.5.11.5.2.7.4	roa . . . . .	778
3.5.11.5.2.7.5	bfe . . . . .	778
3.5.11.5.2.7.6	ta . . . . .	778
3.5.11.5.2.7.7	long_elm . . . . .	778
3.5.11.5.2.7.8	gain_exp . . . . .	778
3.5.11.5.2.7.9	gain_mantisa . . . . .	778
3.5.11.5.2.8	struct maple_pdsch_ofdm_sym_ctrl_t . . . . .	778
3.5.11.5.2.8.1	Field Documentation . . . . .	779
3.5.11.5.2.8.2	long_elm . . . . .	779
3.5.11.5.2.8.3	nor . . . . .	779
3.5.11.5.2.8.4	dp . . . . .	779
3.5.11.5.2.9	struct maple_pdsch_long_re_ctrl_t . . . . .	779
3.5.11.5.2.9.1	Field Documentation . . . . .	779
3.5.11.5.2.9.2	real . . . . .	779
3.5.11.5.2.9.3	k . . . . .	779
3.5.11.5.2.9.4	imaginary . . . . .	779
3.5.11.5.2.9.5	same_k . . . . .	779
3.5.11.5.2.10	struct maple_pdsch_short_re_ctrl_t . . . . .	779

Section number	Title	Page
3.5.11.5.2.10.1	Field Documentation . . . . .	780
3.5.11.5.2.10.2	real . . . . .	780
3.5.11.5.2.10.3	k . . . . .	780
3.5.11.5.2.11	struct maple_pdsch_res_block_en_t . . . . .	780
3.5.11.5.2.12	struct maple_pdsch_ctrl_gain_rnti_t . . . . .	780
3.5.11.5.2.12.1	Field Documentation . . . . .	780
3.5.11.5.2.12.2	cge0 . . . . .	780
3.5.11.5.2.12.3	cgm0 . . . . .	780
3.5.11.5.2.12.4	cge1 . . . . .	781
3.5.11.5.2.12.5	cgm1 . . . . .	781
3.5.11.5.2.12.6	uospms . . . . .	781
3.5.11.5.2.12.7	uospmf . . . . .	781
3.5.11.5.2.12.8	epdcch . . . . .	781
3.5.11.5.2.12.9	roa . . . . .	781
3.5.11.5.2.12.10	nop . . . . .	781
3.5.11.5.2.12.11	sauet . . . . .	781
3.5.11.5.2.12.12	sp_ant . . . . .	781
3.5.11.5.2.12.13	ue5_nprb . . . . .	781
3.5.11.5.2.12.14	dmrsid . . . . .	781
3.5.11.5.2.12.15	rnti . . . . .	782
3.5.11.5.2.12.16	scid . . . . .	782
3.5.11.5.2.13	struct maple_pdsch_sm_w_t . . . . .	782
3.5.11.5.2.14	struct maple_pdsch_ss_header_t . . . . .	782
3.5.11.5.2.14.1	Field Documentation . . . . .	782
3.5.11.5.2.14.2	data_re . . . . .	782
3.5.11.5.2.14.3	k0_re . . . . .	782
3.5.11.5.2.14.4	data_img . . . . .	782
3.5.11.5.2.14.5	k0_img . . . . .	782
3.5.11.5.3	Macro Definition Documentation . . . . .	782
3.5.11.5.3.1	PDSCH_BD_MANUAL_ACTIVATION . . . . .	782
3.5.11.5.3.2	PDSCH_BD_INT_EN . . . . .	782
3.5.11.5.3.3	PDSCH_BD_SYM_INT_EN . . . . .	783
3.5.11.5.3.4	PDSCH_BD_EXTND_EN . . . . .	783
3.5.11.5.3.5	PDSCH_BD_PH_EN . . . . .	783
3.5.11.5.3.6	PDSCH_BD_N_USERS . . . . .	783
3.5.11.5.3.7	PDSCH_USERS_NUM . . . . .	783
3.5.11.5.3.8	PDSCH_BD_SSF_EN . . . . .	783
3.5.11.5.3.9	PDSCH_SSFC . . . . .	783
3.5.11.5.3.10	PDSCH_BD_SF_NUM . . . . .	783
3.5.11.5.3.11	PDSCH_BD_NT . . . . .	783
3.5.11.5.3.12	PDSCH_BD_EXT_SYM_IN_SCALE . . . . .	783
3.5.11.5.3.13	PDSCH_BD_UE_EN . . . . .	783
3.5.11.5.3.14	PDSCH_BD_CS_EN . . . . .	784
3.5.11.5.3.15	PDSCH_BD_MBSFN_EN . . . . .	784
3.5.11.5.3.16	PDSCH_BD_POS_EN . . . . .	784

Section number	Title	Page
3.5.11.5.3.17	PDSCH_BD_PSS_EN . . . . .	784
3.5.11.5.3.18	PDSCH_BD_SSS_EN . . . . .	784
3.5.11.5.3.19	PDSCH_BD_PBCH_EN . . . . .	784
3.5.11.5.3.20	PDSCH_BD_SPM_EN . . . . .	784
3.5.11.5.3.21	PDSCH_BD_CSI_EN . . . . .	784
3.5.11.5.3.22	PDSCH_BD_POD_EN . . . . .	784
3.5.11.5.3.23	PDSCH_BD_PID_EN . . . . .	784
3.5.11.5.3.24	PDSCH_BD_PRM_EN . . . . .	784
3.5.11.5.3.25	PDSCH_BD_PSM_EN . . . . .	785
3.5.11.5.3.26	PDSCH_BD_EXT_PAD_EN . . . . .	785
3.5.11.5.3.27	PDSCH_BD_NUM_SYMS . . . . .	785
3.5.11.5.3.28	PDSCH_BD_ADP_OVA_SCL . . . . .	785
3.5.11.5.3.29	PDSCH_BD_GAIN_EXPONENT . . . . .	785
3.5.11.5.3.30	PDSCH_BD_GAIN_MANTISSA . . . . .	785
3.5.11.5.3.31	PDSCH_PDPE_OUTPUT_SCALE . . . . .	785
3.5.11.5.3.32	PDSCH_BD_NUM_DATA_OFDM_SYM . . . . .	785
3.5.11.5.3.33	PDSCH_BD_NUM_CTRL_OFDM_SYM . . . . .	785
3.5.11.5.3.34	PDSCH_BD_NUM_UE_SPECIFIC_RBEN . . . . .	785
3.5.11.5.3.35	PDSCH_BD_NUM_UE_SPECIFIC_PAR . . . . .	785
3.5.11.5.3.36	PDSCH_BD_N_PRS_RB . . . . .	786
3.5.11.5.3.37	PDSCH_BD_CSI_NUM_HDR . . . . .	786
3.5.11.5.3.38	PDSCH_BD_CSI_NUM_RBEN . . . . .	786
3.5.11.5.3.39	PDSCH_BD_CSRS_NUM_HDR . . . . .	786
3.5.11.5.3.40	PDSCH_BD_CSRS_NUM_RBEN . . . . .	786
3.5.11.5.3.41	PDSCH_CSI_HDR_STRUCT_GEN . . . . .	786
3.5.11.5.3.42	PDSCH_UE_RS_HDR_STRUCT_GEN . . . . .	786
3.5.11.5.3.43	PDSCH_UE_RS_HDR_STRUCT_GEN . . . . .	786
3.5.11.5.3.44	PDSCH_SOSD . . . . .	786
3.5.11.5.3.45	PDSCH_USER_RB_START . . . . .	786
3.5.11.5.3.46	PDSCH_USER_ANT_EN . . . . .	787
3.5.11.5.3.47	PDSCH_USER_NUM_PHYS_RB . . . . .	787
3.5.11.5.3.48	PDSCH_USER_OSPMS . . . . .	787
3.5.11.5.3.49	PDSCH_USER_OSPMF . . . . .	787
3.5.11.5.3.50	PDSCH_USER_LARGE_DELAY_CDD . . . . .	787
3.5.11.5.3.51	PDSCH_USER_CSI_OVAL_ACT . . . . .	787
3.5.11.5.3.52	PDSCH_USER_NIR . . . . .	787
3.5.11.5.3.53	PDSCH_USER_RV_IDX_TB0 . . . . .	787
3.5.11.5.3.54	PDSCH_USER_RV_IDX_TB1 . . . . .	787
3.5.11.5.3.55	PDSCH_RB_MAP_STRUCT_GEN . . . . .	787
3.5.11.5.3.56	PDSCH_HDR_RES_BLOCK_EN . . . . .	787
3.5.11.5.3.57	PDSCH_CGAIN_UOSPMS . . . . .	788
3.5.11.5.3.58	PDSCH_CGAIN_UOSPMF . . . . .	788
3.5.11.5.3.59	PDSCH_CGAIN_NUM_PORTS . . . . .	788
3.5.11.5.3.60	PDSCH_CGAIN_SP_ANT . . . . .	788
3.5.11.5.3.61	PDSCH_CGAIN UE5NPRB . . . . .	788

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.5.11.5.3.62	PDSCH_SM_W_RNLV . . . . .	788
3.5.11.5.3.63	PDSCH_SM_W_INLV . . . . .	788
3.5.11.5.3.64	PDSCH_SM_W_SWLV . . . . .	788
3.5.11.5.3.65	PDSCH_SM_W_CNPLV . . . . .	788
3.5.11.5.4	Enumeration Type Documentation . . . . .	788
3.5.11.5.4.1	anonymous enum . . . . .	788
3.5.11.5.4.2	anonymous enum . . . . .	789
3.5.11.5.4.3	anonymous enum . . . . .	790
3.5.11.5.4.4	anonymous enum . . . . .	790
3.5.11.5.4.5	anonymous enum . . . . .	790
3.5.11.5.4.6	anonymous enum . . . . .	790
3.5.11.5.4.7	anonymous enum . . . . .	790
3.5.11.5.4.8	anonymous enum . . . . .	791
3.5.11.5.4.9	anonymous enum . . . . .	791
3.5.11.5.4.10	anonymous enum . . . . .	791
3.5.11.5.4.11	anonymous enum . . . . .	791
3.5.11.5.4.12	anonymous enum . . . . .	791
3.5.11.5.4.13	anonymous enum . . . . .	791
3.5.11.5.4.14	anonymous enum . . . . .	792
3.5.11.5.4.15	anonymous enum . . . . .	792
3.5.11.5.5	Function Documentation . . . . .	792
3.5.11.5.5.1	PDSCH_RB_MAP_TABLE_SIZE . . . . .	792
3.5.11.5.5.2	PDSCH_RB_MAP_SLOT_SIZE . . . . .	792
3.5.12	Maple TCPE API . . . . .	793
3.5.12.1	Overview . . . . .	793
3.5.12.2	TCPE Initialization . . . . .	793
3.5.12.2.1	Overview . . . . .	793
3.5.12.2.2	Data Structure Documentation . . . . .	794
3.5.12.2.2.1	struct tcpe_open_params_t . . . . .	794
3.5.12.2.2.1.1	Field Documentation . . . . .	794
3.5.12.2.2.1.2	maple_handle . . . . .	794
3.5.12.2.2.1.3	maple_pe_bd_priority . . . . .	794
3.5.12.2.2.1.4	maple_pe_num_bd . . . . .	794
3.5.12.2.3	Macro Definition Documentation . . . . .	794
3.5.12.2.3.1	MAPLE_TCPE_NAME . . . . .	794
3.5.12.2.3.2	TCPE_DEV_ID . . . . .	794
3.5.12.2.4	Typedef Documentation . . . . .	794
3.5.12.2.4.1	maple_tcpe_init_params_t . . . . .	794
3.5.12.2.4.2	maple_tcpe_init_params_s . . . . .	794
3.5.12.2.4.3	maple_tcpe_ch_open_params_t . . . . .	794
3.5.12.2.5	Enumeration Type Documentation . . . . .	795
3.5.12.2.5.1	anonymous enum . . . . .	795
3.5.12.2.6	Function Documentation . . . . .	795
3.5.12.2.6.1	mapleTcpeInitialize . . . . .	795
3.5.12.3	TCPE Runtime . . . . .	795

Section number	Title	Page
3.5.12.3.1	Overview . . . . .	795
3.5.12.3.2	Data Structure Documentation . . . . .	798
3.5.12.3.2.1	<b>struct maple_tcpe_ucb_t</b> . . . . .	798
3.5.12.3.2.1.1	Field Documentation . . . . .	798
3.5.12.3.2.1.2	nchip . . . . .	798
3.5.12.3.2.1.3	pilot_id . . . . .	799
3.5.12.3.2.1.4	mode . . . . .	799
3.5.12.3.2.1.5	fc_en . . . . .	799
3.5.12.3.2.1.6	sw . . . . .	799
3.5.12.3.2.1.7	cmb1 . . . . .	799
3.5.12.3.2.1.8	last . . . . .	799
3.5.12.3.2.1.9	acc_scl . . . . .	799
3.5.12.3.2.1.10	nca_scl . . . . .	799
3.5.12.3.2.1.11	ca_scl . . . . .	799
3.5.12.3.2.1.12	acc_init . . . . .	799
3.5.12.3.2.1.13	chip_offset . . . . .	799
3.5.12.3.2.1.14	combining_strategy . . . . .	799
3.5.12.3.2.1.15	sso . . . . .	799
3.5.12.3.2.1.16	sst . . . . .	800
3.5.12.3.2.1.17	ssn . . . . .	800
3.5.12.3.2.1.18	fc_init_real . . . . .	800
3.5.12.3.2.1.19	fc_init_imag . . . . .	800
3.5.12.3.2.1.20	fc_step_real . . . . .	800
3.5.12.3.2.1.21	fc_step_imag . . . . .	800
3.5.12.3.2.1.22	ep . . . . .	800
3.5.12.3.2.1.23	ccn . . . . .	800
3.5.12.3.2.1.24	fc_step_size . . . . .	800
3.5.12.3.2.1.25	nca_weight0 . . . . .	800
3.5.12.3.2.1.26	nca_weight1 . . . . .	800
3.5.12.3.2.1.27	nca_weight2 . . . . .	800
3.5.12.3.2.1.28	nca_weight3 . . . . .	800
3.5.12.3.2.2	<b>struct maple_tcpe_uibc_t</b> . . . . .	801
3.5.12.3.2.2.1	Field Documentation . . . . .	801
3.5.12.3.2.2.2	u_out_addr . . . . .	801
3.5.12.3.2.2.3	out_steer . . . . .	801
3.5.12.3.2.2.4	u_acc_addr . . . . .	801
3.5.12.3.2.2.5	acc_steer . . . . .	801
3.5.12.3.2.2.6	u_out_size . . . . .	801
3.5.12.3.2.2.7	u_acc_size . . . . .	801
3.5.12.3.2.3	<b>struct maple_tcpe_job_t</b> . . . . .	801
3.5.12.3.2.3.1	Field Documentation . . . . .	802
3.5.12.3.2.3.2	axi_priority . . . . .	802
3.5.12.3.2.3.3	num_users . . . . .	802
3.5.12.3.2.3.4	ant_fetch_size . . . . .	802
3.5.12.3.2.3.5	antenna_buff_size . . . . .	802

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.5.12.3.2.3.6	antenna_fetch_off . . . . .	802
3.5.12.3.2.3.7	antenna0_base_addr . . . . .	802
3.5.12.3.2.3.8	antenna1_base_addr . . . . .	802
3.5.12.3.2.3.9	user_conf_buffer . . . . .	802
3.5.12.3.2.3.10	user_init_out_buff_conf . . . . .	802
3.5.12.3.2.3.11	bd_index . . . . .	802
3.5.12.3.3	Macro Definition Documentation . . . . .	803
3.5.12.3.3.1	TCPE_MAX_NUM_BD_FOR_DISPATCH . . . . .	803
3.5.12.3.3.2	TCPE_BD_MANUAL_ACTIVATION . . . . .	803
3.5.12.3.3.3	TCPE_BD_INT_EN . . . . .	803
3.5.12.3.3.4	TCPE_MODE_PATH_SEARCH . . . . .	803
3.5.12.3.3.5	TCPE_MODE_RACH . . . . .	803
3.5.12.3.3.6	TCPE_FC_DISABLE . . . . .	803
3.5.12.3.3.7	TCPE_FC_ENABLE . . . . .	803
3.5.12.3.3.8	TCPE_LAST_USER . . . . .	803
3.5.12.3.3.9	TCPE_CS . . . . .	803
3.5.12.3.3.10	TCPE_SSO_DONT_ADD_4096(CG) . . . . .	804
3.5.12.3.3.11	TCPE_SSO_ADD_4096(CG) . . . . .	804
3.5.12.3.3.12	TCPE_SST_SHORT . . . . .	804
3.5.12.3.3.13	TCPE_SST_LONG . . . . .	804
3.5.12.3.3.14	TCPE_EP . . . . .	804
3.5.12.3.3.15	TCPE_EP_IQ_MAP_I . . . . .	804
3.5.12.3.3.16	TCPE_EP_IQ_MAP_Q . . . . .	804
3.5.12.3.3.17	TCPE_FC_STEP_SIZE . . . . .	804
3.5.12.3.4	Enumeration Type Documentation . . . . .	804
3.5.12.3.4.1	anonymous enum . . . . .	804
3.5.12.3.4.2	anonymous enum . . . . .	805
3.5.12.3.4.3	anonymous enum . . . . .	805
3.5.12.3.4.4	anonymous enum . . . . .	805
3.5.12.3.4.5	anonymous enum . . . . .	807
3.5.12.3.4.6	anonymous enum . . . . .	807
3.5.12.3.4.7	anonymous enum . . . . .	808
3.5.12.3.4.8	anonymous enum . . . . .	808
3.5.13	Maple Trace Events API . . . . .	808
3.5.13.1	Overview . . . . .	808
3.5.13.2	Maple Trace Events Runtime . . . . .	809
3.5.13.2.1	Overview . . . . .	809
3.5.13.2.2	Data Structure Documentation . . . . .	809
3.5.13.2.2.1	struct maple_trace_event_t . . . . .	809
3.5.13.2.2.1.1	Field Documentation . . . . .	809
3.5.13.2.2.1.2	trc_id . . . . .	809
3.5.13.2.2.1.3	__pad0__ . . . . .	810
3.5.13.2.2.1.4	time . . . . .	810
3.5.13.2.2.2	struct maple_pdsch_trace_event_t . . . . .	810
3.5.13.2.2.2.1	Field Documentation . . . . .	810

Section number	Title	Page
3.5.13.2.2.2.2	trace_id . . . . .	810
3.5.13.2.2.2.3	task_id . . . . .	810
3.5.13.2.2.2.4	symbol_ix . . . . .	810
3.5.13.2.2.2.5	status . . . . .	810
3.5.13.2.2.2.6	__pad0__ . . . . .	810
3.5.13.2.2.2.7	time . . . . .	810
3.5.13.2.2.3	struct maple_trace_read_buffers_param_t . . . . .	811
3.5.13.2.2.3.1	Field Documentation . . . . .	811
3.5.13.2.2.3.2	event_queue . . . . .	811
3.5.13.2.2.3.3	offset . . . . .	811
3.5.13.2.2.3.4	num_of_events . . . . .	811
3.5.13.2.2.4	struct maple_pe_load_param_t . . . . .	811
3.5.13.2.2.4.1	Field Documentation . . . . .	811
3.5.13.2.2.4.2	maple_clk_counter . . . . .	811
3.5.13.2.2.4.3	pe_load . . . . .	811
3.5.13.2.3	Enumeration Type Documentation . . . . .	811
3.5.13.2.3.1	maple_trace_event_enable_t . . . . .	811
3.5.13.2.3.2	maple_trace_id_t . . . . .	812
3.5.13.2.3.3	maple_pe_load_type_t . . . . .	812
<b>3.6</b>	<b>OCeaN DMA Module API . . . . .</b>	<b>812</b>
3.6.1	Overview . . . . .	812
3.6.2	OCeaN DMA Module API Initialization . . . . .	813
3.6.2.1	Overview . . . . .	813
3.6.2.2	Data Structure Documentation . . . . .	813
3.6.2.2.1	struct ocn_dma_atmu_config_t . . . . .	813
3.6.2.2.1.1	Field Documentation . . . . .	814
3.6.2.2.1.1.1	win_base_addr . . . . .	814
3.6.2.2.1.1.2	win_size . . . . .	814
3.6.2.2.1.1.3	win_interface . . . . .	814
3.6.2.2.2	struct ocn_dma_init_params_t . . . . .	814
3.6.2.2.2.1	Field Documentation . . . . .	814
3.6.2.2.2.1.1	dma_id . . . . .	814
3.6.2.2.2.1.2	irq_priority . . . . .	814
3.6.2.2.2.1.3	dma_channel_enable . . . . .	814
3.6.2.2.2.1.4	reserved . . . . .	814
3.6.2.3	Enumeration Type Documentation . . . . .	815
3.6.2.3.1	ocn_dma_id_t . . . . .	815
3.6.2.3.2	ocn_dma_win_sz_t . . . . .	815
3.6.2.3.3	ocn_dma_interface_t . . . . .	816
3.6.2.4	Function Documentation . . . . .	816
3.6.2.4.1	ocnDmaInitialize . . . . .	816
3.6.3	OCeaN DMA Module API Runtime . . . . .	816
3.6.3.1	Overview . . . . .	816
3.6.3.2	Data Structure Documentation . . . . .	818

Section number	Title	Page
3.6.3.2.1	<code>struct ocn_dma_stride_t</code>	818
3.6.3.2.1.1	Field Documentation	818
3.6.3.2.1.1.1	<code>stride_size</code>	818
3.6.3.2.1.1.2	<code>stride_distance</code>	819
3.6.3.2.2	<code>struct ocn_dma_chain_config_t</code>	819
3.6.3.2.2.1	Field Documentation	819
3.6.3.2.2.1.1	<code>max_num_of_transfers</code>	819
3.6.3.2.2.1.2	<code>source_stride</code>	819
3.6.3.2.2.1.3	<code>destination_stride</code>	819
3.6.3.2.2.1.4	<code>heap</code>	819
3.6.3.2.3	<code>struct ocn_dma_channel_config_t</code>	819
3.6.3.2.3.1	Field Documentation	820
3.6.3.2.3.1.1	<code>priority</code>	820
3.6.3.2.3.1.2	<code>ocn_dma_callback</code>	820
3.6.3.2.3.1.3	<code>interrupt_en</code>	820
3.6.3.2.4	<code>union ocn_dma_desc_t</code>	820
3.6.3.2.4.1	Field Documentation	820
3.6.3.2.4.1.1	<code>satr</code>	820
3.6.3.2.4.1.2	<code>sar</code>	820
3.6.3.2.4.1.3	<code>datr</code>	820
3.6.3.2.4.1.4	<code>dar</code>	820
3.6.3.2.4.1.5	<code>enlndar</code>	820
3.6.3.2.4.1.6	<code>nlndar</code>	820
3.6.3.2.4.1.7	<code>bcr</code>	821
3.6.3.2.4.1.8	<code>ext_next_list_desc</code>	821
3.6.3.2.4.1.9	<code>next_list_desc</code>	821
3.6.3.2.4.1.10	<code>ext_first_link_descriptor</code>	821
3.6.3.2.4.1.11	<code>first_link_descriptor</code>	821
3.6.3.2.4.1.12	<code>source_stride</code>	821
3.6.3.2.4.1.13	<code>destination_stride</code>	821
3.6.3.2.5	<code>struct ocn_dma_buff_t</code>	821
3.6.3.2.5.1	Field Documentation	821
3.6.3.2.5.1.1	<code>full_addr</code>	821
3.6.3.2.5.1.2	<code>high_addr</code>	822
3.6.3.2.5.1.3	<code>low_addr</code>	822
3.6.3.2.5.1.4	<code>addr</code>	822
3.6.3.2.5.1.5	<code>stride_enable</code>	822
3.6.3.2.5.1.6	<code>snoop_enable</code>	822
3.6.3.2.5.1.7	<code>enhanced_enable</code>	822
3.6.3.2.6	<code>struct ocn_dma_t</code>	822
3.6.3.2.6.1	Field Documentation	822
3.6.3.2.6.1.1	<code>device_id</code>	822
3.6.3.2.6.1.2	<code>ocn_dma_ch_map</code>	822
3.6.3.2.6.1.3	<code>channel_state</code>	823
3.6.3.2.6.1.4	<code>bound_chain</code>	823

Section number	Title	Page
3.6.3.2.6.1.5	<a href="#">ocn_dma_callback</a>	823
3.6.3.2.6.1.6	<a href="#">channel_mr</a>	823
3.6.3.3	<a href="#">Macro Definition Documentation</a>	823
3.6.3.3.1	<a href="#">OCN_DMA_WRITE</a>	823
3.6.3.3.2	<a href="#">OCN_DMA_READ</a>	823
3.6.3.3.3	<a href="#">DMA_LIST_DESC_ADDR_MASK</a>	823
3.6.3.3.4	<a href="#">DMA_LINK_DESC_LAST</a>	823
3.6.3.3.5	<a href="#">OCN_ATMU_DEFAULT_WIN</a>	823
3.6.3.3.6	<a href="#">OCN_DMA_MR_CC</a>	823
3.6.3.3.7	<a href="#">OCN_DMA_MR_CS</a>	824
3.6.3.3.8	<a href="#">OCN_DMA_XFER_ERROR</a>	824
3.6.3.3.9	<a href="#">OCN_DMA_HALTED</a>	824
3.6.3.3.10	<a href="#">OCN_DMA_PROG_ERROR</a>	824
3.6.3.3.11	<a href="#">OCN_DMA_END_LINK</a>	824
3.6.3.3.12	<a href="#">OCN_DMA_BUSY</a>	824
3.6.3.3.13	<a href="#">OCN_DMA_END_SEGMENT</a>	824
3.6.3.3.14	<a href="#">OCN_DMA_END_LIST</a>	824
3.6.3.3.15	<a href="#">OCN_DMA_COMPLETED</a>	824
3.6.3.3.16	<a href="#">OCN_DMA_HAS_ERROR</a>	825
3.6.3.3.17	<a href="#">DMA_END_SEG_INT_EN</a>	825
3.6.3.3.18	<a href="#">DMA_END_LINK_INT_EN</a>	825
3.6.3.3.19	<a href="#">DMA_END_LIST_INT_EN</a>	825
3.6.3.3.20	<a href="#">DMA_ERROR_INT_EN</a>	825
3.6.3.3.21	<a href="#">ocn_buff_addr</a>	825
3.6.3.3.22	<a href="#">ocnDmaChannelBound</a>	825
3.6.3.4	<a href="#">Enumeration Type Documentation</a>	826
3.6.3.4.1	<a href="#">ocn_dma_ch_state_t</a>	826
3.6.3.4.2	<a href="#">ocn_dma_bwc_t</a>	826
3.6.3.4.3	<a href="#">ocn_dma_response_t</a>	826
3.6.3.5	<a href="#">Function Documentation</a>	827
3.6.3.5.1	<a href="#">ocnDmaControllerOpen</a>	827
3.6.3.5.2	<a href="#">ocnDmaChainCreate</a>	827
3.6.3.5.3	<a href="#">ocnDmaTransfer</a>	828
3.6.3.5.4	<a href="#">ocnDmaChainTransferAdd</a>	828
3.6.3.5.5	<a href="#">ocnDmaChannelStart</a>	829
3.6.3.5.6	<a href="#">ocnDmaChannelIsActive</a>	830
3.6.3.5.7	<a href="#">ocnDmaChannelOpen</a>	830
3.6.3.5.8	<a href="#">ocnDmaChannelClose</a>	831
3.6.3.5.9	<a href="#">ocnDmaChannelBind</a>	831
3.6.3.5.10	<a href="#">ocnDmaChannelUnbind</a>	832
3.6.3.5.11	<a href="#">ocnDmaTransferSizeSet</a>	832
3.6.3.5.12	<a href="#">ocnDmaTransferLowSourceSet</a>	832
3.6.3.5.13	<a href="#">ocnDmaTransferLowDestinationSet</a>	833
3.6.3.5.14	<a href="#">ocnDmaTransferHighDestinationSet</a>	834
3.6.3.5.15	<a href="#">ocnDmaChainNextSet</a>	834

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.6.3.5.16	ocnDmaChainLastSet . . . . .	834
3.6.3.5.17	ocnDmaChainReset . . . . .	834
3.6.3.5.18	ocnDmaTransferWait . . . . .	835
3.6.3.5.19	ocnDmaChannelContinue . . . . .	835
<b>3.7</b>	<b>DPAA Module API . . . . .</b>	<b>835</b>
3.7.1	Overview . . . . .	835
3.7.2	Data Structure Documentation . . . . .	839
3.7.2.1	struct dpaa_fd_t . . . . .	839
3.7.3	Macro Definition Documentation . . . . .	839
3.7.3.1	QM_MAX_NUM_OF_POOL_CHANNELS . . . . .	839
3.7.3.2	QM_MAX_NUM_OF_WQ . . . . .	839
3.7.3.3	QM_MAX_NUM_OF_CGS . . . . .	840
3.7.3.4	QM_MAX_NUM_OF_FQIDS . . . . .	840
3.7.3.5	DPAA_FD_DD_MASK . . . . .	840
3.7.3.6	DPAA_FD_PID_MASK . . . . .	840
3.7.3.7	DPAA_FD_ELIODN_MASK . . . . .	840
3.7.3.8	DPAA_FD_BPID_MASK . . . . .	840
3.7.3.9	DPAA_FD_ADDRH_MASK . . . . .	840
3.7.3.10	DPAA_FD_ADDRL_MASK . . . . .	840
3.7.3.11	DPAA_FD_FORMAT_MASK . . . . .	840
3.7.3.12	DPAA_FD_OFFSET_MASK . . . . .	840
3.7.3.13	DPAA_FD_LENGTH_MASK . . . . .	841
3.7.3.14	DPAA_FD_GET_DD . . . . .	841
3.7.3.15	DPAA_FD_GET_PID . . . . .	841
3.7.3.16	DPAA_FD_GET_BPID . . . . .	841
3.7.3.17	DPAA_FD_GET_ADDRH . . . . .	841
3.7.3.18	DPAA_FD_GET_ADDRL . . . . .	841
3.7.3.19	DPAA_FD_GET_PHYS_ADDR . . . . .	841
3.7.3.20	DPAA_FD_GET_FORMAT . . . . .	841
3.7.3.21	DPAA_FD_GET_OFFSET . . . . .	842
3.7.3.22	DPAA_FD_GET_LENGTH . . . . .	842
3.7.3.23	DPAA_FD_GET_STATUS . . . . .	842
3.7.3.24	DPAA_FD_GET_ADDR . . . . .	842
3.7.3.25	DPAA_FD_SET_DD . . . . .	842
3.7.3.26	DPAA_FD_SET_BPID . . . . .	842
3.7.3.27	DPAA_FD_SET_ADDRH . . . . .	842
3.7.3.28	DPAA_FD_SET_ADDRL . . . . .	843
3.7.3.29	DPAA_FD_SET_ADDR . . . . .	843
3.7.3.30	DPAA_FD_SET_FORMAT . . . . .	843
3.7.3.31	DPAA_FD_SET_OFFSET . . . . .	843
3.7.3.32	DPAA_FD_SET_LENGTH . . . . .	843
3.7.3.33	DPAA_FD_SET_STATUS . . . . .	843
3.7.4	Enumeration Type Documentation . . . . .	843
3.7.4.1	dpaa_sw_portal_t . . . . .	843

Section number	Title	Page
3.7.4.2	rx_store_response_t . . . . .	843
3.7.4.3	dpaas_dc_portal_t . . . . .	844
3.7.5	Variable Documentation . . . . .	844
3.7.5.1	id . . . . .	844
3.7.5.2	addrl . . . . .	844
3.7.5.3	length . . . . .	844
3.7.5.4	status . . . . .	844
3.7.5.5	major_rev . . . . .	844
3.7.5.6	minor_rev . . . . .	844
3.7.5.7	rejection_code . . . . .	845
3.7.5.8	cg_id . . . . .	845
3.7.5.9	cg_id . . . . .	845
3.7.5.10	cg . . . . .	845
3.7.5.11	cg . . . . .	845
3.7.5.12	res . . . . .	845
3.7.5.13	guest_id . . . . .	845
3.7.5.14	sw_portals_base_address . . . . .	845
3.7.5.15	liodn . . . . .	845
3.7.5.16	total_num_of_fqids . . . . .	845
3.7.5.17	fqd_mem_partition_id . . . . .	846
3.7.5.18	pfdr_mem_partition_id . . . . .	846
3.7.5.19	f_exception . . . . .	846
3.7.5.20	h_app . . . . .	846
3.7.5.21	err_irq . . . . .	846
3.7.5.22	part_fqid_base . . . . .	846
3.7.5.23	part_num_of_fqids . . . . .	846
3.7.5.24	part_cgs_base . . . . .	846
3.7.5.25	part_num_of_cgs . . . . .	846
3.7.5.26	stash_dest_queue . . . . .	847
3.7.5.27	eqcr . . . . .	847
3.7.5.28	eqcr_high_pri . . . . .	847
3.7.5.29	dqrr . . . . .	847
3.7.5.30	dqrr_liodn . . . . .	847
3.7.5.31	dqrr_high_pri . . . . .	847
3.7.5.32	fd_fq . . . . .	847
3.7.5.33	fd_fq_liodn . . . . .	847
3.7.5.34	fd_fq_high_pri . . . . .	848
3.7.5.35	fd_fq_drop . . . . .	848
3.7.5.36	ce_base_address . . . . .	848
3.7.5.37	ci_base_address . . . . .	848
3.7.5.38	h_qm . . . . .	848
3.7.5.39	sw_portal_id . . . . .	848
3.7.5.40	irq . . . . .	848
3.7.5.41	fd_liodn_offset . . . . .	848
3.7.5.42	f_dflt_frame . . . . .	849

Section number	Title	Page
3.7.5.43	f_rejected_frame . . . . .	849
3.7.5.44	h_app . . . . .	849
3.7.5.45	h_qm_cg . . . . .	849
3.7.5.46	overhead_accounting_length . . . . .	849
3.7.5.47	fq_tail_drop_threshold . . . . .	849
3.7.5.48	h_qm . . . . .	849
3.7.5.49	h_qm_portal . . . . .	849
3.7.5.50	init_parked . . . . .	849
3.7.5.51	hold_active . . . . .	849
3.7.5.52	avoid_blocking . . . . .	850
3.7.5.53	prefer_in_cache . . . . .	850
3.7.5.54	use_context_a_for_stash . . . . .	850
3.7.5.55	frame_annotation_size . . . . .	850
3.7.5.56	frame_annotation_size . . . . .	850
3.7.5.57	frame_data_size . . . . .	850
3.7.5.58	frame_data_size . . . . .	850
3.7.5.59	fq_context_size . . . . .	850
3.7.5.60	fq_context_size . . . . .	850
3.7.5.61	fq_context_addr . . . . .	851
3.7.5.62	fq_context_addr . . . . .	851
3.7.5.63	context_a . . . . .	851
3.7.5.64	context_a . . . . .	851
3.7.5.65	context_b . . . . .	851
3.7.5.66	channel . . . . .	851
3.7.5.67	wq . . . . .	851
3.7.5.68	shadow_mode . . . . .	851
3.7.5.69	num_of_fqids . . . . .	851
3.7.5.70	use_force . . . . .	851
3.7.5.71	align . . . . .	852
3.7.5.72	align . . . . .	852
3.7.5.73	fqid . . . . .	852
3.7.5.74	fqid . . . . .	852
3.7.5.75	congestion_avoidance_enable . . . . .	852
3.7.5.76	congestion_avoidance_params . . . . .	852
3.7.5.77	mod_options . . . . .	852
3.7.5.78	hold_active . . . . .	852
3.7.5.79	avoid_blocking . . . . .	853
3.7.5.80	prefer_in_cache . . . . .	853
3.7.5.81	use_context_a_for_stash . . . . .	853
3.7.5.82	frame_annotation_size . . . . .	853
3.7.5.83	frame_annotation_size . . . . .	853
3.7.5.84	frame_data_size . . . . .	853
3.7.5.85	frame_data_size . . . . .	853
3.7.5.86	fq_context_size . . . . .	853
3.7.5.87	fq_context_size . . . . .	853

Section number	Title	Page
3.7.5.88	fq_context_addr . . . . .	854
3.7.5.89	fq_context_addr . . . . .	854
3.7.5.90	context_a . . . . .	854
3.7.5.91	context_a . . . . .	854
3.7.5.92	context_b . . . . .	854
3.7.5.93	channel . . . . .	854
3.7.5.94	wq . . . . .	854
3.7.5.95	congestion_avoidance_enable . . . . .	854
3.7.5.96	congestion_avoidance_params . . . . .	854
3.7.5.97	f_completion_cb . . . . .	855
3.7.5.98	deliver_frame . . . . .	855
3.7.5.99	f_callback . . . . .	855
3.7.5.100	h_app . . . . .	855
3.7.5.101	max_th . . . . .	855
3.7.5.102	min_th . . . . .	855
3.7.5.103	probability_denominator . . . . .	855
3.7.5.104	h_qm . . . . .	855
3.7.5.105	h_qm_portal . . . . .	855
3.7.5.106	frame_count . . . . .	856
3.7.5.107	wred_enable . . . . .	856
3.7.5.108	wred_params . . . . .	856
3.7.5.109	tail_drop_enable . . . . .	856
3.7.5.110	threshold . . . . .	856
3.7.5.111	notify_dc_portal . . . . .	856
3.7.5.112	dc_portal_id . . . . .	856
3.7.5.113	f_exception . . . . .	856
3.7.5.114	h_app . . . . .	857
3.7.6	Buffer Manager Module API . . . . .	857
3.7.6.1	Overview . . . . .	857
3.7.6.2	Buffer Manager General . . . . .	857
3.7.6.2.1	Overview . . . . .	857
3.7.6.2.2	Buffer Manager General Runtime . . . . .	857
3.7.6.2.2.1	Overview . . . . .	857
3.7.6.2.2.2	Enumeration Type Documentation . . . . .	858
3.7.6.2.2.2.1	bm_counters_t . . . . .	858
3.7.6.2.2.2.3	Function Documentation . . . . .	858
3.7.6.2.2.2.3.1	bmCounterGet . . . . .	858
3.7.6.2.2.3	Buffer Manager General Initialization . . . . .	858
3.7.6.2.2.3.1	Overview . . . . .	858
3.7.6.2.2.3.2	Data Structure Documentation . . . . .	859
3.7.6.2.2.3.2.1	struct bm_param_t . . . . .	859
3.7.6.2.2.3.2.2	Field Documentation . . . . .	859
3.7.6.2.2.3.2.3	guest_id . . . . .	859
3.7.6.2.2.3.2.4	liodn . . . . .	859
3.7.6.2.2.3.2.5	total_num_of_buffers . . . . .	859

Section number	Title	Page
3.7.6.2.3.2.6	<a href="#">fbpr_mem_partition_id</a>	860
3.7.6.2.3.2.7	<a href="#">f_exception</a>	860
3.7.6.2.3.2.8	<a href="#">h_app</a>	860
3.7.6.2.3.2.9	<a href="#">err_irq</a>	860
3.7.6.2.3.2.10	<a href="#">part_bpid_base</a>	860
3.7.6.2.3.2.11	<a href="#">part_num_of_pools</a>	860
3.7.6.2.3.2.12	<a href="#">struct bm_revision_info_t</a>	860
3.7.6.2.3.2.13	<a href="#">Field Documentation</a>	860
3.7.6.2.3.2.14	<a href="#">major_rev</a>	860
3.7.6.2.3.2.15	<a href="#">minor_rev</a>	861
3.7.6.2.3.3	<a href="#">Typedef Documentation</a>	861
3.7.6.2.3.3.1	<a href="#">bmExceptionsCallback</a>	861
3.7.6.2.3.4	<a href="#">Enumeration Type Documentation</a>	861
3.7.6.2.3.4.1	<a href="#">bm_exceptions_t</a>	861
3.7.6.2.3.5	<a href="#">Function Documentation</a>	861
3.7.6.2.3.5.1	<a href="#">bmConfig</a>	861
3.7.6.2.3.5.2	<a href="#">bmInit</a>	862
3.7.6.2.3.5.3	<a href="#">bmFree</a>	862
3.7.6.2.3.5.4	<a href="#">bmRevisionGet</a>	862
3.7.6.2.3.5.5	<a href="#">bmErrorIsr</a>	863
3.7.6.2.3.5.6	<a href="#">bmFbprThresholdConfig</a>	863
3.7.6.3	<a href="#">BM-Pool API</a>	864
3.7.6.3.1	<a href="#">Overview</a>	864
3.7.6.3.2	<a href="#">BM-Pool Runtime Control Unit</a>	864
3.7.6.3.2.1	<a href="#">Overview</a>	864
3.7.6.3.2.2	<a href="#">Enumeration Type Documentation</a>	864
3.7.6.3.2.2.1	<a href="#">bm_pool_counters_t</a>	864
3.7.6.3.2.3	<a href="#">Function Documentation</a>	864
3.7.6.3.2.3.1	<a href="#">bmPoolIdGet</a>	864
3.7.6.3.2.3.2	<a href="#">bmPoolBufferContextGet</a>	866
3.7.6.3.2.3.3	<a href="#">bmPoolPhysToVirt</a>	866
3.7.6.3.2.3.4	<a href="#">bmPoolVirtToPhys</a>	866
3.7.6.3.2.3.5	<a href="#">bmPOOLCounterGet</a>	867
3.7.6.3.2.3.6	<a href="#">bmPoolBufGet</a>	867
3.7.6.3.2.3.7	<a href="#">bmPoolBufPut</a>	867
3.7.6.3.3	<a href="#">BM-Pool Initialization Unit</a>	868
3.7.6.3.3.1	<a href="#">Overview</a>	868
3.7.6.3.3.2	<a href="#">Data Structure Documentation</a>	869
3.7.6.3.3.2.1	<a href="#">struct buffer_pool_info_t</a>	869
3.7.6.3.3.2.2	<a href="#">Field Documentation</a>	869
3.7.6.3.3.2.3	<a href="#">buffer_size</a>	869
3.7.6.3.3.2.4	<a href="#">phys_to_virt</a>	869
3.7.6.3.3.2.5	<a href="#">virt_to_phys</a>	869
3.7.6.3.3.2.6	<a href="#">struct bm_pool_param_t</a>	869
3.7.6.3.3.2.7	<a href="#">Field Documentation</a>	869

Section number	Title	Page
3.7.6.3.3.2.8	<a href="#">bm</a>	869
3.7.6.3.3.2.9	<a href="#">bm_portal</a>	869
3.7.6.3.3.2.10	<a href="#">h_app</a>	869
3.7.6.3.3.2.11	<a href="#">shadow_mode</a>	870
3.7.6.3.3.2.12	<a href="#">bpid</a>	870
3.7.6.3.3.3	<a href="#">Macro Definition Documentation</a>	870
3.7.6.3.3.3.1	<a href="#">BM_POOL_DEP_THRESH_SW_ENTRY</a>	870
3.7.6.3.3.3.2	<a href="#">BM_POOL_DEP_THRESH_SW_EXIT</a>	870
3.7.6.3.3.3.3	<a href="#">BM_POOL_DEP_THRESH_HW_ENTRY</a>	870
3.7.6.3.3.3.4	<a href="#">BM_POOL_DEP_THRESH_HW_EXIT</a>	870
3.7.6.3.3.3.5	<a href="#">MAX_DEPLETION_THRESHOLDS</a>	870
3.7.6.3.3.4	<a href="#">Typedef Documentation</a>	870
3.7.6.3.3.4.1	<a href="#">phys_to_virt_t</a>	870
3.7.6.3.3.4.2	<a href="#">virt_to_phys_t</a>	870
3.7.6.3.3.4.3	<a href="#">bm_depletion_callback_t</a>	872
3.7.6.3.3.5	<a href="#">Function Documentation</a>	872
3.7.6.3.3.5.1	<a href="#">bmPoolConfig</a>	872
3.7.6.3.3.5.2	<a href="#">bmPoolInit</a>	872
3.7.6.3.3.5.3	<a href="#">bmPoolBpidConfig</a>	873
3.7.6.3.3.5.4	<a href="#">bmPoolDepletionConfig</a>	873
3.7.6.3.3.5.5	<a href="#">bmPoolStockpileConfig</a>	874
3.7.6.3.3.5.6	<a href="#">bmPoolBuffContextModeConfig</a>	874
3.7.6.3.3.5.7	<a href="#">bmPoolFree</a>	874
3.7.6.4	<a href="#">BMAN portal Unit</a>	875
3.7.6.4.1	<a href="#">Overview</a>	875
3.7.6.4.2	<a href="#">BM-Portal Initialization Unit</a>	875
3.7.6.4.2.1	<a href="#">Overview</a>	875
3.7.6.4.2.2	<a href="#">Data Structure Documentation</a>	875
3.7.6.4.2.2.1	<a href="#">struct bm_portal_params_t</a>	875
3.7.6.4.2.2.2	<a href="#">Field Documentation</a>	876
3.7.6.4.2.2.3	<a href="#">ce_base_address</a>	876
3.7.6.4.2.2.4	<a href="#">ci_base_address</a>	876
3.7.6.4.2.2.5	<a href="#">h_bm</a>	876
3.7.6.4.2.2.6	<a href="#">sw_portal_id</a>	876
3.7.6.4.2.2.7	<a href="#">irq</a>	876
3.7.6.4.2.3	<a href="#">Function Documentation</a>	876
3.7.6.4.2.3.1	<a href="#">bmPortalConfig</a>	876
3.7.6.4.2.3.2	<a href="#">bmPortalInit</a>	876
3.7.6.4.2.3.3	<a href="#">bmPortalFree</a>	877
3.7.6.4.2.3.4	<a href="#">bmPortalConfigMemAttr</a>	877
3.7.7	<a href="#">Queue Manager Module API</a>	878
3.7.7.1	<a href="#">Overview</a>	878
3.7.7.2	<a href="#">QM General API</a>	878
3.7.7.2.1	<a href="#">Overview</a>	878
3.7.7.2.2	<a href="#">QM General Initialization</a>	878

Section number	Title	Page
3.7.7.2.2.1	Overview . . . . .	878
3.7.7.2.2.2	Data Structure Documentation . . . . .	879
3.7.7.2.2.2.1	struct qm_dc_portal_params_t . . . . .	879
3.7.7.2.2.2.2	struct qm_revision_info_t . . . . .	879
3.7.7.2.2.2.3	struct qm_rejected_frame_info_t . . . . .	879
3.7.7.2.2.2.4	struct qm_context_a_t . . . . .	880
3.7.7.2.2.2.5	struct qm_param_t . . . . .	880
3.7.7.2.2.3	Typedef Documentation . . . . .	880
3.7.7.2.2.3.1	qm_exceptions_callback_t . . . . .	880
3.7.7.2.2.3.2	qm_received_frame_callback_t . . . . .	880
3.7.7.2.2.3.3	qm_fqr_drained_completion_cb_t . . . . .	881
3.7.7.2.2.3.4	qm_rejected_frame_callback_t . . . . .	881
3.7.7.2.2.3.5	qm_context_b_t . . . . .	882
3.7.7.2.2.4	Enumeration Type Documentation . . . . .	882
3.7.7.2.2.4.1	qm_rejection_code_t . . . . .	882
3.7.7.2.2.4.2	qm_exceptions_t . . . . .	882
3.7.7.2.2.5	Function Documentation . . . . .	883
3.7.7.2.2.5.1	qmConfig . . . . .	883
3.7.7.2.2.5.2	qmInit . . . . .	883
3.7.7.2.2.5.3	qmFree . . . . .	883
3.7.7.2.2.5.4	qmConfigRTFramesDepth . . . . .	884
3.7.7.2.2.5.5	qmConfigPfdrThreshold . . . . .	884
3.7.7.2.2.5.6	qmConfigSfdrReservationThreshold . . . . .	885
3.7.7.2.3	QM General Runtime . . . . .	886
3.7.7.2.3.1	Overview . . . . .	886
3.7.7.2.3.2	Data Structure Documentation . . . . .	886
3.7.7.2.3.2.1	struct qm_rsrv_fqr_params_t . . . . .	886
3.7.7.2.3.2.2	Field Documentation . . . . .	887
3.7.7.2.3.2.3	use_force . . . . .	887
3.7.7.2.3.2.4	num_of_fqids . . . . .	887
3.7.7.2.3.2.5	align . . . . .	887
3.7.7.2.3.2.6	non_frc_qs . . . . .	887
3.7.7.2.3.2.7	fqid . . . . .	887
3.7.7.2.3.2.8	frc_q . . . . .	887
3.7.7.2.3.2.9	qs . . . . .	887
3.7.7.2.3.2.10	struct qm_error_info_t . . . . .	887
3.7.7.2.3.2.11	Field Documentation . . . . .	888
3.7.7.2.3.2.12	portal_valid . . . . .	888
3.7.7.2.3.2.13	hw_portal . . . . .	888
3.7.7.2.3.2.14	sw_portal_id . . . . .	888
3.7.7.2.3.2.15	dcp_id . . . . .	888
3.7.7.2.3.2.16	fqid_valid . . . . .	888
3.7.7.2.3.2.17	fqid . . . . .	888
3.7.7.2.3.2.18	struct qm_wq_class_scheduler_params_t . . . . .	888
3.7.7.2.3.2.19	Field Documentation . . . . .	889

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.7.7.2.3.2.20	channel_type . . . . .	889
3.7.7.2.3.2.21	dcp_id . . . . .	889
3.7.7.2.3.2.22	low_tier_over_medium_tier_ratio . . . . .	889
3.7.7.2.3.2.23	wq_2_weight . . . . .	889
3.7.7.2.3.2.24	wq_3_weight . . . . .	889
3.7.7.2.3.2.25	wq_4_weight . . . . .	889
3.7.7.2.3.2.26	wq_5_weight . . . . .	889
3.7.7.2.3.2.27	wq_6_weight . . . . .	889
3.7.7.2.3.2.28	wq_7_weight . . . . .	889
3.7.7.2.3.3	Enumeration Type Documentation . . . . .	889
3.7.7.2.3.3.1	qm_counters_t . . . . .	889
3.7.7.2.3.3.2	qm_channel_type_t . . . . .	890
3.7.7.2.3.4	Function Documentation . . . . .	890
3.7.7.2.3.4.1	qmReserveQueues . . . . .	890
3.7.7.2.3.4.2	qmUnreserveQueues . . . . .	890
3.7.7.2.3.4.3	qmSetException . . . . .	891
3.7.7.2.3.4.4	qmErrorIsr . . . . .	891
3.7.7.2.3.4.5	qmGetErrorInformation . . . . .	892
3.7.7.2.3.4.6	qmGetCounter . . . . .	892
3.7.7.2.3.4.7	qmGetRevision . . . . .	893
3.7.7.2.3.4.8	qmSetWqClassScheduler . . . . .	893
3.7.7.3	QM-Portal API . . . . .	894
3.7.7.3.1	Overview . . . . .	894
3.7.7.3.2	QM-Portal Initialization . . . . .	894
3.7.7.3.2.1	Overview . . . . .	894
3.7.7.3.2.2	Data Structure Documentation . . . . .	894
3.7.7.3.2.2.1	struct qm_portal_stash_param_t . . . . .	894
3.7.7.3.2.2.2	struct qm_portal_param_t . . . . .	895
3.7.7.3.2.3	Enumeration Type Documentation . . . . .	895
3.7.7.3.2.3.1	qm_portal_poll_source_t . . . . .	895
3.7.7.3.2.4	Function Documentation . . . . .	895
3.7.7.3.2.4.1	qmPortalConfig . . . . .	895
3.7.7.3.2.4.2	qmPortalInit . . . . .	896
3.7.7.3.2.4.3	qmPortalFree . . . . .	896
3.7.7.3.2.4.4	qmPortalConfigDcaMode . . . . .	896
3.7.7.3.2.4.5	qmPortalConfigStash . . . . .	897
3.7.7.3.2.4.6	qmPortalConfigDequeueRingSize . . . . .	897
3.7.7.3.2.4.7	qmPortalConfigPullMode . . . . .	897
3.7.7.3.3	QM-Portal Runtime . . . . .	898
3.7.7.3.3.1	Overview . . . . .	898
3.7.7.3.3.2	Data Structure Documentation . . . . .	898
3.7.7.3.3.2.1	struct qm_portal_frame_info_t . . . . .	898
3.7.7.3.3.3	Function Documentation . . . . .	898
3.7.7.3.3.3.1	qmPortalSetDequeueInterruptCoalescing . . . . .	898
3.7.7.3.3.3.2	qmPortalPoll . . . . .	899

Section number	Title	Page
3.7.7.3.3.3.3	qmPortalPollFrame . . . . .	899
3.7.7.4	QM Frame-Queue-Range API . . . . .	900
3.7.7.4.1	Overview . . . . .	900
3.7.7.4.2	Macro Definition Documentation . . . . .	900
3.7.7.4.2.1	QM_FQR_ALL_QUEUES . . . . .	900
3.7.7.4.3	Enumeration Type Documentation . . . . .	900
3.7.7.4.3.1	qm_fq_channel_t . . . . .	900
3.7.7.4.4	QM-FQR Initialization . . . . .	901
3.7.7.4.4.1	Overview . . . . .	901
3.7.7.4.4.2	Data Structure Documentation . . . . .	902
3.7.7.4.4.2.1	struct qm_fqr_congestion_avoidance_params_t . . . . .	902
3.7.7.4.4.2.2	struct qm_fqr_params_t . . . . .	902
3.7.7.4.4.2.3	struct qm_fqr_modify_params_t . . . . .	902
3.7.7.4.4.3	Macro Definition Documentation . . . . .	903
3.7.7.4.4.3.1	QM_FQR_MOD_OPT_HOLD_ACTIVE . . . . .	903
3.7.7.4.4.3.2	QM_FQR_MOD_OPT_AVOID_BLOCKING . . . . .	903
3.7.7.4.4.3.3	QM_FQR_MOD_OPT_PREFER_IN_CACHE . . . . .	903
3.7.7.4.4.3.4	QM_FQR_MOD_OPT_STASH_PARAMS . . . . .	903
3.7.7.4.4.3.5	QM_FQR_MOD_OPT_CTXA . . . . .	903
3.7.7.4.4.3.6	QM_FQR_MOD_OPT_CTXB . . . . .	903
3.7.7.4.4.3.7	QM_FQR_MOD_OPT_CH . . . . .	903
3.7.7.4.4.3.8	QM_FQR_MOD_OPT_WQ . . . . .	903
3.7.7.4.4.3.9	QM_FQR_MOD_OPT(CG) . . . . .	903
3.7.7.4.4.4	Typedef Documentation . . . . .	904
3.7.7.4.4.4.1	qm_fqr_mod_opt_t . . . . .	904
3.7.7.4.4.5	Enumeration Type Documentation . . . . .	904
3.7.7.4.4.5.1	qm_fq_channel_t . . . . .	904
3.7.7.4.4.6	Function Documentation . . . . .	904
3.7.7.4.4.6.1	qmFqrCreate . . . . .	904
3.7.7.4.4.6.2	qmFqrFree . . . . .	905
3.7.7.4.4.6.3	qmFqrFreeWDrain . . . . .	905
3.7.7.4.4.6.4	qmFqrModify . . . . .	906
3.7.7.4.5	QM-FQR Runtime . . . . .	906
3.7.7.4.5.1	Overview . . . . .	906
3.7.7.4.5.2	Enumeration Type Documentation . . . . .	906
3.7.7.4.5.2.1	qm_fqr_counters_t . . . . .	906
3.7.7.4.5.3	Function Documentation . . . . .	907
3.7.7.4.5.3.1	qmFqrRegisterCB . . . . .	907
3.7.7.4.5.3.2	qmFqrGetFqid . . . . .	907
3.7.7.4.5.3.3	qmFqrGetCounter . . . . .	907
3.7.7.4.5.3.4	qmFqrEnqueue . . . . .	908
3.7.7.4.5.4	QM Congestion Group API . . . . .	908
3.7.7.4.5.4.1	Overview . . . . .	908
3.7.7.4.5.4.2	QM-Congestion Group Initialization . . . . .	909
3.7.7.4.5.4.3	Overview . . . . .	909

Section number	Title	Page
3.7.7.4.5.4.4	Data Structure Documentation . . . . .	909
3.7.7.4.5.4.5	struct qm_cg_wred_curve_t . . . . .	909
3.7.7.4.5.4.6	struct qm_cg_wred_params_t . . . . .	909
3.7.7.4.5.4.7	struct qm_cg_params_t . . . . .	909
3.7.7.4.5.4.8	Function Documentation . . . . .	910
3.7.7.4.5.4.9	qmCgCreate . . . . .	910
3.7.7.4.5.4.10	qmCgFree . . . . .	910
3.7.7.4.5.4.11	QM-CG Runtime . . . . .	910
3.7.7.4.5.4.12	Overview . . . . .	910
3.7.7.4.5.4.13	Data Structure Documentation . . . . .	911
3.7.7.4.5.4.14	struct qm_cg_modify_wred_params_t . . . . .	911
3.7.7.4.5.4.15	Enumeration Type Documentation . . . . .	911
3.7.7.4.5.4.16	qm_cg_color_t . . . . .	911
3.7.7.4.5.4.17	Function Documentation . . . . .	911
3.7.7.4.5.4.18	qmCgSetException . . . . .	911
3.7.7.4.5.4.19	qmCgModifyWredCurve . . . . .	911
3.7.7.4.5.4.20	qmCgModifyTailDropThreshold . . . . .	913
3.7.7.5	PDSCH Initialization . . . . .	913
3.7.7.5.1	Overview . . . . .	913
3.7.7.5.2	Data Structure Documentation . . . . .	917
3.7.7.5.2.1	struct pdsch_config_param_t . . . . .	917
3.7.7.5.2.1.1	Field Documentation . . . . .	917
3.7.7.5.2.1.2	mnos . . . . .	917
3.7.7.5.2.1.3	cell_id . . . . .	917
3.7.7.5.2.1.4	mbsfn_id . . . . .	917
3.7.7.5.2.2	struct pdsch_open_params_t . . . . .	917
3.7.7.5.2.2.1	Field Documentation . . . . .	917
3.7.7.5.2.2.2	maple_handle . . . . .	917
3.7.7.5.2.2.3	antx_out_addr . . . . .	918
3.7.7.5.2.2.4	antx_out_size . . . . .	918
3.7.7.5.2.2.5	cell_config . . . . .	918
3.7.7.5.2.2.6	bf_config . . . . .	918
3.7.7.5.2.3	struct maple_pdsch_ch_add_int_params_t . . . . .	918
3.7.7.5.2.3.1	Field Documentation . . . . .	918
3.7.7.5.2.3.2	int_enable . . . . .	918
3.7.7.5.2.3.3	multiplexed_int . . . . .	918
3.7.7.5.2.3.4	int_dispatcher . . . . .	918
3.7.7.5.2.3.5	int_callback . . . . .	918
3.7.7.5.2.3.6	int_num . . . . .	919
3.7.7.5.2.3.7	int_priority . . . . .	919
3.7.7.5.2.4	struct maple_pdsch_ch_open_params_t . . . . .	919
3.7.7.5.2.4.1	Field Documentation . . . . .	919
3.7.7.5.2.4.2	flags . . . . .	919
3.7.7.5.2.4.3	late_pcr_en . . . . .	919
3.7.7.5.3	Macro Definition Documentation . . . . .	919

Section number	Title	Page
3.7.7.5.3.1	PDSCH_MAX_USER_PER_SLOT . . . . .	919
3.7.7.5.3.2	PDSCH_CW_PER_USER . . . . .	919
3.7.7.5.3.3	PDSCH_VANT_LAYERS . . . . .	919
3.7.7.5.3.4	MAPLE_PDSCH_CONFIG_BF_EN . . . . .	919
3.7.7.5.3.5	MAPLE_PDSCH_CONFIG_BF_OFFSET . . . . .	919
3.7.7.5.3.6	PDSCH_SYNC_ENALE . . . . .	920
3.7.7.5.3.7	PDSCH_IFFT_DISABLE . . . . .	920
3.7.7.5.3.8	PDSCH_DNOSD . . . . .	920
3.7.7.5.3.9	PDSCH_MNOSEM_EN . . . . .	920
3.7.7.5.3.10	PDSCH_MODE_ALT_DBW_EN . . . . .	920
3.7.7.5.3.11	PDSCH_CYCLIC_ENALE . . . . .	920
3.7.7.5.3.12	PDSCH_CYCLIC_ENABLE . . . . .	920
3.7.7.5.3.13	PDSCH_BF_ENABLE . . . . .	920
3.7.7.5.4	Typedef Documentation . . . . .	920
3.7.7.5.4.1	maple_pdsch_int_cb_t . . . . .	920
3.7.7.5.4.2	maple_pdsch_init_params_t . . . . .	920
3.7.7.5.4.3	maple_pdsch_init_params_s . . . . .	921
3.7.7.5.5	Enumeration Type Documentation . . . . .	921
3.7.7.5.5.1	anonymous enum . . . . .	921
3.7.7.5.5.2	anonymous enum . . . . .	921
3.7.7.5.5.3	anonymous enum . . . . .	922
3.7.7.5.5.4	anonymous enum . . . . .	923
3.7.7.5.5.5	anonymous enum . . . . .	923
3.7.7.5.5.6	anonymous enum . . . . .	923
3.7.7.5.5.7	pdsch_mode_alt_dbw_t . . . . .	923
3.7.7.5.5.8	anonymous enum . . . . .	924
3.7.7.5.5.9	anonymous enum . . . . .	924
3.7.7.5.5.10	anonymous enum . . . . .	924
3.7.7.5.5.11	anonymous enum . . . . .	925
3.7.7.5.5.12	anonymous enum . . . . .	925
3.7.7.5.5.13	anonymous enum . . . . .	925
3.7.7.5.5.14	anonymous enum . . . . .	925
3.7.7.5.5.15	pdsch_mode_sys_bw_t . . . . .	926
3.7.7.5.6	Function Documentation . . . . .	926
3.7.7.5.6.1	PDSCH_SECTOR_BA . . . . .	926
3.7.7.5.6.2	maplePdschInitialize . . . . .	926
3.7.7.6	PDSCH Runtime . . . . .	927
3.7.7.6.1	Overview . . . . .	927
3.7.7.6.2	Data Structure Documentation . . . . .	928
3.7.7.6.2.1	struct pdsch_sec_reconfig_param_t . . . . .	928
3.7.7.6.2.1.1	Field Documentation . . . . .	928
3.7.7.6.2.1.2	cell_config . . . . .	928
3.7.7.6.2.1.3	sec_num . . . . .	929
3.7.7.6.2.1.4	ant_out_size . . . . .	929
3.7.7.6.2.1.5	antx_out_addr . . . . .	929

Section number	Title	Page
3.7.7.6.2.1.6	sss_tgt . . . . .	929
3.7.7.6.2.1.7	pss_tgt . . . . .	929
3.7.7.6.2.1.8	alt_dbw_en . . . . .	929
3.7.7.6.2.1.9	alt_dbw . . . . .	929
3.7.7.6.2.1.10	alt_bw_conf . . . . .	929
3.7.7.6.2.1.11	dnosiba . . . . .	929
3.7.7.6.2.1.12	dnosid . . . . .	929
3.7.7.6.2.1.13	pos_tgt . . . . .	929
3.7.7.6.2.1.14	mbsfn_tgt . . . . .	930
3.7.7.6.2.1.15	sr . . . . .	930
3.7.7.6.2.1.16	s_ba . . . . .	930
3.7.7.6.2.1.17	cs_rs_ports . . . . .	930
3.7.7.6.2.1.18	cyclic_out . . . . .	930
3.7.7.6.2.1.19	efsel . . . . .	930
3.7.7.6.2.1.20	pbch_ports . . . . .	930
3.7.7.6.2.1.21	s_nva . . . . .	930
3.7.7.6.2.1.22	s_npa . . . . .	930
3.7.7.6.2.1.23	s_bfe . . . . .	930
3.7.7.6.2.1.24	pdsch_api . . . . .	930
3.7.7.6.2.1.25	bf_config . . . . .	931
3.7.7.6.2.2	struct maple_pdsch_alt_dbw_conf_t . . . . .	931
3.7.7.6.2.2.1	Field Documentation . . . . .	931
3.7.7.6.2.2.2	alt_dbw_en . . . . .	931
3.7.7.6.2.2.3	alt_dbw . . . . .	931
3.7.7.6.2.2.4	alt_dbw_conf . . . . .	931
3.7.7.6.2.2.5	sec_num . . . . .	931
3.7.7.6.2.2.6	cell_set . . . . .	931
3.7.7.6.3	Macro Definition Documentation . . . . .	932
3.7.7.6.3.1	PDSCH_DEV_CMD_RECONF_SEC . . . . .	932
3.7.7.6.3.2	PDSCH_DEV_CMD_RECONF_SEC_NON_BLOCKING . . . . .	932
3.7.7.6.3.3	PDSCH_DEV_CMD_FULL_RECONF_SEC . . . . .	932
3.7.7.6.3.4	PDSCH_DEV_CMD_FULL_RECONF_SEC_NON_BLOCKING . . . . .	932
3.7.7.6.3.5	PDSCH_DEV_CMD_PAD_DATA_SET . . . . .	932
3.7.7.6.3.6	PDSCH_DEV_CMD_PAD_DATA_SET_NON_BLOCKING . . . . .	932
3.7.7.6.3.7	PDSCH_DEV_CMD_DBG_GET_SECTOR_QUEUES . . . . .	932
3.7.7.6.3.8	PDSCH_DEV_CMD_SET_CELL_CONFIG_0 . . . . .	932
3.7.7.6.3.9	PDSCH_DEV_CMD_SET_CELL_CONFIG_1 . . . . .	933
3.7.7.6.3.10	PDSCH_DEV_CMD_CONFIG_ALT_DBW . . . . .	933
3.7.7.6.3.11	PDSCH_DEV_CMD_DBG_GET_SECTOR_STATUS . . . . .	933
3.7.7.6.3.12	PDSCH_DEV_CMD_PAD_DATA1_SET . . . . .	933
3.7.7.6.3.13	PDSCH_DEV_CMD_PAD_DATA2_SET . . . . .	933
3.7.7.6.3.14	PDSCH_CH_CMD_RX_POLL . . . . .	933
3.7.7.6.3.15	PDSCH_CH_CMD_VIRT_TRANS_ENABLE . . . . .	933
3.7.7.6.3.16	PDSCH_CH_CMD_VIRT_TRANS_DISABLE . . . . .	933
3.7.7.6.3.17	PDSCH_CH_CMD_GO . . . . .	933

Section number	Title	Page
3.7.7.6.3.18	PDSCH_CH_CMD_INFO_GET . . . . .	933
3.7.7.6.3.19	PDSCH_CH_CMD_GET_NUM_SYMS_DONE . . . . .	934
3.7.7.6.3.20	PDSCH_CH_CMD_UPDATE_BEFORE_LATE_PCR . . . . .	934
3.7.7.6.3.21	PDSCH_CH_CMD_UPDATE_BEFORE_EXT . . . . .	934
3.7.7.6.3.22	PDSCH_DEV_CMD_RECONF_SEC_MASK . . . . .	934
3.7.7.7	VSG Memory Map . . . . .	934
3.7.7.7.1	Overview . . . . .	934
3.7.7.7.2	Data Structure Documentation . . . . .	934
3.7.7.7.2.1	struct vint_map_t . . . . .	934
3.7.7.7.2.1.1	Field Documentation . . . . .	935
3.7.7.7.2.1.2	vigr . . . . .	935
3.7.7.7.2.1.3	visr . . . . .	935
3.7.7.7.2.2	struct hs_map_t . . . . .	935
3.7.7.7.2.2.1	Field Documentation . . . . .	935
3.7.7.7.2.2.2	hsmpr . . . . .	935
3.7.7.7.2.3	struct gpio_map_t . . . . .	935
3.7.7.7.2.3.1	Field Documentation . . . . .	935
3.7.7.7.2.3.2	podr . . . . .	935
3.7.7.7.2.3.3	pdat . . . . .	935
3.7.7.7.2.3.4	pdir . . . . .	935
3.7.7.7.2.3.5	par . . . . .	936
3.7.7.7.2.3.6	psor . . . . .	936
3.7.7.8	B486x Heterogeneous API . . . . .	936
3.7.7.8.1	Overview . . . . .	936
3.7.7.8.2	Data Structure Documentation . . . . .	936
3.7.7.8.2.1	struct os_het_control_t . . . . .	936
3.7.7.8.2.1.1	Field Documentation . . . . .	937
3.7.7.8.2.1.2	start_validation_value . . . . .	937
3.7.7.8.2.1.3	initialized . . . . .	937
3.7.7.8.2.1.4	pa_shared_mem . . . . .	937
3.7.7.8.2.1.5	sc_shared_mem . . . . .	937
3.7.7.8.2.1.6	ipc . . . . .	937
3.7.7.8.2.1.7	l1_defense . . . . .	937
3.7.7.8.2.1.8	smartdsp_debug . . . . .	937
3.7.7.8.2.1.9	het_debug_print . . . . .	937
3.7.7.8.2.1.10	shared_ctrl_size . . . . .	937
3.7.7.8.2.1.11	num_ipc_regions . . . . .	937
3.7.7.8.2.1.12	end_validation_value . . . . .	937
3.7.7.8.3	Macro Definition Documentation . . . . .	938
3.7.7.8.3.1	OS_HET_IPC_HW_SEMAPHORE_NUM . . . . .	938
3.7.7.8.3.2	OS_HET_BOOT_HW_SEMAPHORE_NUM . . . . .	938
3.7.7.8.4	Variable Documentation . . . . .	938
3.7.7.8.4.1	g_os_het_control . . . . .	938
3.7.7.9	B486x Heterogeneous Common API . . . . .	938
3.7.7.9.1	Overview . . . . .	938

Section number	Title	Page
3.7.7.9.2	Data Structure Documentation . . . . .	939
3.7.7.9.2.1	struct os_het_init_t . . . . .	939
3.7.7.9.2.1.1	Field Documentation . . . . .	939
3.7.7.9.2.1.2	pa_initialized . . . . .	939
3.7.7.9.2.1.3	sc_initialized . . . . .	939
3.7.7.9.2.2	struct os_het_tracker_t . . . . .	939
3.7.7.9.2.2.1	Field Documentation . . . . .	939
3.7.7.9.2.2.2	producer_num . . . . .	939
3.7.7.9.2.2.3	consumer_num . . . . .	939
3.7.7.9.3	Macro Definition Documentation . . . . .	940
3.7.7.9.3.1	FALSE . . . . .	940
3.7.7.9.3.2	TRUE . . . . .	940
3.7.7.9.3.3	OS_HET_INITIALIZED . . . . .	940
3.7.7.9.3.4	OS_HET_INITIALIZED_MULTIMODE . . . . .	940
3.7.7.9.3.5	OS_HET_UNINITIALIZED . . . . .	940
3.7.7.9.3.6	OS_HET_PA_SEMAPHORE_VAL . . . . .	940
3.7.7.9.3.7	OS_HET_SC_SEMAPHORE_VAL . . . . .	940
3.7.7.9.3.8	OS_HET_FREE_SEMAPHORE_VAL . . . . .	940
3.7.7.9.3.9	OS_HET_CALCULATE_ADDR . . . . .	940
3.7.7.10	B486x Heterogeneous Debug API . . . . .	940
3.7.7.10.1	Overview . . . . .	940
3.7.7.10.2	Data Structure Documentation . . . . .	941
3.7.7.10.2.1	struct os_het_smartdsp_log_t . . . . .	941
3.7.7.10.2.1.1	Field Documentation . . . . .	941
3.7.7.10.2.1.2	start_validation_value . . . . .	941
3.7.7.10.2.1.3	base_address . . . . .	941
3.7.7.10.2.1.4	size . . . . .	941
3.7.7.10.2.1.5	last_error . . . . .	941
3.7.7.10.2.1.6	end_validation_value . . . . .	941
3.7.7.11	B486x Heterogeneous Debug print API . . . . .	941
3.7.7.11.1	Overview . . . . .	941
3.7.7.11.2	Data Structure Documentation . . . . .	942
3.7.7.11.2.1	struct os_het_debug_print_sc_t . . . . .	942
3.7.7.11.2.1.1	Field Documentation . . . . .	942
3.7.7.11.2.1.2	buffer_location . . . . .	942
3.7.7.11.2.1.3	segment_size . . . . .	942
3.7.7.11.2.1.4	num_of_segments . . . . .	942
3.7.7.11.2.1.5	tracker . . . . .	942
3.7.7.11.2.1.6	segment_clock . . . . .	942
3.7.7.11.2.1.7	overflow . . . . .	942
3.7.7.11.3	Macro Definition Documentation . . . . .	942
3.7.7.11.3.1	MAX_NUM_OF_SEGMENT . . . . .	942
3.7.7.12	B486x Heterogeneous IPC API . . . . .	943
3.7.7.12.1	Overview . . . . .	943
3.7.7.12.2	Data Structure Documentation . . . . .	943

Section number	Title	Page
3.7.7.12.2.1	<code>struct os_het_ipc_bd_t</code>	943
3.7.7.12.2.1.1	Field Documentation	943
3.7.7.12.2.1.2	<code>msg_ptr</code>	943
3.7.7.12.2.1.3	<code>msg_len</code>	943
3.7.7.12.2.2	<code>struct os_het_ipc_channel_t</code>	944
3.7.7.12.2.2.1	Field Documentation	944
3.7.7.12.2.2.2	<code>start_validation_value</code>	944
3.7.7.12.2.2.3	<code>producer_initialized</code>	944
3.7.7.12.2.2.4	<code>consumer_initialized</code>	944
3.7.7.12.2.2.5	<code>id</code>	944
3.7.7.12.2.2.6	<code>tracker</code>	944
3.7.7.12.2.2.7	<code>bd_ring_size</code>	945
3.7.7.12.2.2.8	<code>max_msg_size</code>	945
3.7.7.12.2.2.9	<code>ch_type</code>	945
3.7.7.12.2.2.10	<code>bd_base</code>	945
3.7.7.12.2.2.11	<code>ipc_ind</code>	945
3.7.7.12.2.2.12	<code>ind_offset</code>	945
3.7.7.12.2.2.13	<code>ind_value</code>	945
3.7.7.12.2.2.14	<code>pa_reserved</code>	945
3.7.7.12.2.2.15	<code>semaphore_pointer</code>	945
3.7.7.12.2.2.16	<code>end_validation_value</code>	945
3.7.7.12.2.3	<code>struct os_het_ipc_t</code>	945
3.7.7.12.2.3.1	Field Documentation	946
3.7.7.12.2.3.2	<code>start_validation_value</code>	946
3.7.7.12.2.3.3	<code>num_ipc_channels</code>	946
3.7.7.12.2.3.4	<code>ipc_max_bd_size</code>	946
3.7.7.12.2.3.5	<code>ipc_channels</code>	946
3.7.7.12.2.3.6	<code>end_validation_value</code>	946
3.7.7.12.3	Macro Definition Documentation	946
3.7.7.12.3.1	<code>OS_HET_CH_EMPTY</code>	946
3.7.7.12.3.2	<code>OS_HET_CH_FREE_BDS</code>	946
3.7.7.12.3.3	<code>OS_HET_CH_FULL</code>	947
3.7.7.12.3.4	<code>OS_HET_INCREMENT_INDEX</code>	947
3.7.7.12.3.5	<code>OS_HET_UNSPECIFIED_LEN</code>	947
3.7.7.12.4	Enumeration Type Documentation	947
3.7.7.12.4.1	<code>os_het_ipc_ind_t</code>	947
3.7.7.12.4.2	<code>os_het_ipc_ch_types_t</code>	947
3.7.7.13	B486x L1 defence heterogeneous API	947
3.7.7.13.1	Overview	947
3.7.7.13.2	Data Structure Documentation	948
3.7.7.13.2.1	<code>struct os_het_l1_defense_t</code>	948
3.7.7.13.2.1.1	Field Documentation	948
3.7.7.13.2.1.2	<code>start_validation_value</code>	948
3.7.7.13.2.1.3	<code>warm_reset_mode</code>	948
3.7.7.13.2.1.4	<code>reset_maple</code>	948

Section number	Title	Page
3.7.7.13.2.1.5	<a href="#">reset_status</a> . . . . .	948
3.7.7.13.2.1.6	<a href="#">end_validation_value</a> . . . . .	948
3.7.7.13.3	<a href="#">Enumeration Type Documentation</a> . . . . .	949
3.7.7.13.3.1	<a href="#">os_het_l1d_mode_t</a> . . . . .	949
3.7.7.13.3.2	<a href="#">os_het_l1d_reset_maple_t</a> . . . . .	949
3.7.7.13.3.3	<a href="#">os_het_l1d_status</a> . . . . .	949
3.7.7.14	<a href="#">B486x Heterogeneous Memory Descriptor structure API</a> . . . . .	949
3.7.7.14.1	<a href="#">Overview</a> . . . . .	949
3.7.7.14.2	<a href="#">Data Structure Documentation</a> . . . . .	950
3.7.7.14.2.1	<a href="#">struct os_het_mem_t</a> . . . . .	950
3.7.7.14.2.1.1	<a href="#">Field Documentation</a> . . . . .	950
3.7.7.14.2.1.2	<a href="#">start_addr</a> . . . . .	950
3.7.7.14.2.1.3	<a href="#">size</a> . . . . .	950
3.7.7.15	<a href="#">B486x IPC (Inter Process Communication) API</a> . . . . .	950
3.7.7.15.1	<a href="#">Overview</a> . . . . .	950
3.7.7.15.2	<a href="#">Data Structure Documentation</a> . . . . .	951
3.7.7.15.2.1	<a href="#">struct os_ipc_channel_consumer_open_params_t</a> . . . . .	951
3.7.7.15.2.1.1	<a href="#">Field Documentation</a> . . . . .	951
3.7.7.15.2.1.2	<a href="#">ch</a> . . . . .	951
3.7.7.15.2.1.3	<a href="#">channel_type</a> . . . . .	951
3.7.7.15.2.1.4	<a href="#">indication_type</a> . . . . .	951
3.7.7.15.2.1.5	<a href="#">int_priority</a> . . . . .	951
3.7.7.15.2.1.6	<a href="#">int_argument</a> . . . . .	951
3.7.7.15.2.1.7	<a href="#">bd_ring_size</a> . . . . .	951
3.7.7.15.2.1.8	<a href="#">max_msg_size</a> . . . . .	952
3.7.7.15.2.1.9	<a href="#">callback</a> . . . . .	952
3.7.7.15.2.1.10	<a href="#">buffers_pool</a> . . . . .	952
3.7.7.15.2.1.11	<a href="#">cache_policy</a> . . . . .	952
3.7.7.15.2.2	<a href="#">struct os_ipc_channel_producer_open_params_t</a> . . . . .	952
3.7.7.15.2.2.1	<a href="#">Field Documentation</a> . . . . .	952
3.7.7.15.2.2.2	<a href="#">ch</a> . . . . .	952
3.7.7.15.2.2.3	<a href="#">channel_type</a> . . . . .	952
3.7.7.15.2.2.4	<a href="#">additional_params</a> . . . . .	952
3.7.7.15.2.2.5	<a href="#">cache_policy</a> . . . . .	952
3.7.7.15.2.3	<a href="#">struct os_ipc_dsp_channel_t</a> . . . . .	953
3.7.7.15.2.3.1	<a href="#">Field Documentation</a> . . . . .	953
3.7.7.15.2.3.2	<a href="#">id</a> . . . . .	953
3.7.7.15.2.3.3	<a href="#">bd_ring_size</a> . . . . .	953
3.7.7.15.2.3.4	<a href="#">bd_base</a> . . . . .	953
3.7.7.15.2.4	<a href="#">struct os_ipc_dsp_t</a> . . . . .	953
3.7.7.15.2.4.1	<a href="#">Field Documentation</a> . . . . .	953
3.7.7.15.2.4.2	<a href="#">num_ipc_channels</a> . . . . .	953
3.7.7.15.2.4.3	<a href="#">ipc_max_bd_size</a> . . . . .	953
3.7.7.15.2.4.4	<a href="#">ipc_dsp_channels</a> . . . . .	954
3.7.7.15.3	<a href="#">Function Documentation</a> . . . . .	954

Section number	Title	Page
3.7.7.15.3.1	osIpcMessagePtrGet . . . . .	954
3.7.7.15.3.2	osIpcMessageSendPtr . . . . .	954
3.7.7.15.3.3	osIpcMessageReceiveCb . . . . .	955
3.7.7.15.3.4	osIpcMpnicMsiMessageReceiveCb . . . . .	955
3.7.7.15.3.5	osIpcChannelPeek . . . . .	956
3.7.7.15.3.6	osIpcMessageChannelBufferReplace . . . . .	956
3.7.7.15.3.7	osIpcMessageChannelBufferRelease . . . . .	956
3.7.7.15.3.8	osIpcIndicationSend . . . . .	957
3.7.7.15.3.9	osIpcConsumerIndexGet . . . . .	957
3.7.7.15.3.10	osIpcChannelNumGet . . . . .	958
3.7.7.15.3.11	osIpcInit . . . . .	958
3.7.7.15.3.12	osIpcMultimodeChannelIdFind . . . . .	959
3.7.7.15.3.13	osIpcChannelIdFind . . . . .	960
3.7.7.15.3.14	osIpcDspChannelIdFind . . . . .	960
3.7.7.15.3.15	osIpcChannelConsumerOpen . . . . .	961
3.7.7.15.3.16	osIpcChannelProducerOpen . . . . .	961
3.7.7.15.3.17	osIpcMpnicMsiCoalescingSet . . . . .	962
3.7.7.15.3.18	osIpcChannelInitializedVerify . . . . .	962
3.7.7.16	B4860 SmartDsp OS Devices . . . . .	962
3.7.7.16.1	Overview . . . . .	962
3.7.7.16.2	Macro Definition Documentation . . . . .	964
3.7.7.16.2.1	OS_MEM_RESERVED . . . . .	964
3.7.7.16.2.2	g_dsp_ccsr_map . . . . .	965
3.7.7.16.2.3	INTERRUPTS_PER_SEC_1000 . . . . .	965
3.7.7.16.2.4	INTERRUPTS_PER_SEC_100 . . . . .	965
3.7.7.16.2.5	SOC_TICK_001MS . . . . .	965
3.7.7.16.2.6	SOC_TICK_010MS . . . . .	965
3.7.7.16.2.7	SOC_TICK_DEFAULT . . . . .	965
3.7.7.16.2.8	OS_SOC_DSP_NUM_CLUSTERS . . . . .	965
3.7.7.16.2.9	OS_SOC_DSP_CORES_IN_CLUSTER . . . . .	965
3.7.7.16.2.10	OS_SOC_MAX_NUM_OF_CORES . . . . .	965
3.7.7.16.2.11	OS_SOC_DSP_LOWEST_CORENUM . . . . .	965
3.7.7.16.2.12	OS_SOC_PA_NUM_CLUSTERS . . . . .	965
3.7.7.16.2.13	OS_SOC_PA_CORES_IN_CLUSER . . . . .	965
3.7.7.16.2.14	OS_SOC_PA_THREADS_PER_CORE . . . . .	966
3.7.7.16.2.15	OS_SOC_MAX_NUM_OF_PA_CORES . . . . .	966
3.7.7.16.2.16	OS_SOC_MAX_NUM_OF_PA_THREADS . . . . .	966
3.7.7.16.2.17	OS_SOC_PA_LOWEST_CORENUM . . . . .	966
3.7.7.16.2.18	OS_SOC_MAX_NUM_OF_MESSAGES . . . . .	966
3.7.7.16.2.19	CORE0_ID . . . . .	966
3.7.7.16.2.20	CORE1_ID . . . . .	966
3.7.7.16.2.21	CORE2_ID . . . . .	966
3.7.7.16.2.22	CORE3_ID . . . . .	966
3.7.7.16.2.23	CORE4_ID . . . . .	966
3.7.7.16.2.24	CORE5_ID . . . . .	966

Section number	Title	Page
3.7.7.16.2.25	ANY_CORE_ID . . . . .	966
3.7.7.16.2.26	EXTERNAL_MASTER_ID . . . . .	967
3.7.7.16.2.27	CLUSTER0_ID . . . . .	967
3.7.7.16.2.28	CLUSTER1_ID . . . . .	967
3.7.7.16.2.29	CLUSTER2_ID . . . . .	967
3.7.7.16.2.30	ANY_CLUSTER_ID . . . . .	967
3.7.7.16.2.31	DSP_CLUSTER_REGS_DEFAULT . . . . .	967
3.7.7.16.2.32	DSP_CCSR_REGS_DEFAULT . . . . .	967
3.7.7.16.2.33	SOC_DSP_MAPLE_DEFAULT . . . . .	967
3.7.7.16.2.34	SOC_DSP_MAPLE_MBUS_DEFAULT . . . . .	967
3.7.7.16.2.35	NUM_OF_MEMMAP_CPRI_UNITS . . . . .	967
3.7.7.16.2.36	MAX_NUM_OF_VIRTS . . . . .	967
3.7.7.16.2.37	NUMBER_OF_MMU_PROG_MATT . . . . .	967
3.7.7.16.2.38	NUMBER_OF_MMU_DATA_MATT . . . . .	968
3.7.7.16.2.39	SUPPORTS_MMU_FSM . . . . .	968
3.7.7.16.2.40	SUPPORTS_MMU_NEXT_LINE_PREFETCH . . . . .	968
3.7.7.16.2.41	NUMBER_OF_CME_DATA_CHANNELS . . . . .	968
3.7.7.16.2.42	NUMBER_OF_CME_PROG_CHANNELS . . . . .	968
3.7.7.16.2.43	PRIVATE_L2_CACHE . . . . .	968
3.7.7.16.2.44	NUMBER_L2_CACHE_PARTITION . . . . .	968
3.7.7.16.2.45	NUMBER_OF_WDTS . . . . .	968
3.7.7.16.2.46	MAPLE_IN_PLATFORM . . . . .	968
3.7.7.16.2.47	NUM_OF_MAPLES . . . . .	968
3.7.7.16.2.48	NUM_OF_HW_TIMER_32b_GROUPS . . . . .	968
3.7.7.16.2.49	NUM_OF_HW_TIMERS_32b_PER_MODULE . . . . .	968
3.7.7.16.2.50	NUM_OF_HW_TIMERS_32b_MODULES_PER_GROUP . . . . .	969
3.7.7.16.2.51	NUM_OF_HW_TIMERS_32b . . . . .	969
3.7.7.16.2.52	NUM_OF_HW_TIMER_32b_MODULES . . . . .	969
3.7.7.16.2.53	SC39XX_NUM_OF_TIMERS . . . . .	969
3.7.7.16.2.54	NUMBER_OF_HW_SEMAPHORES . . . . .	969
3.7.7.16.2.55	NUMBER_OF_OCN_DMA . . . . .	969
3.7.7.16.2.56	NUMBER_OF_OCN_DMA_CH . . . . .	969
3.7.7.16.2.57	NUMBER_OF_OCN_DMA_ATMU_WIN . . . . .	969
3.7.7.16.2.58	NUMBER_OF_HSSI_PHY_PORTS . . . . .	969
3.7.7.16.2.59	MAX_NUM_SRIO_PORTS . . . . .	969
3.7.7.16.2.60	NUMBER_OF_SRIO_PHY_PORTS . . . . .	969
3.7.7.16.2.61	NUMBER_OF_RIO_ATMU_IN_WIN . . . . .	970
3.7.7.16.2.62	NUMBER_OF_RIO_ATMU_OUT_WIN . . . . .	970
3.7.7.16.2.63	SRIO_SUPPORTS_ACCEPT_ALL . . . . .	970
3.7.7.16.2.64	MAPLE_DIRECT_ACCESES . . . . .	970
3.7.7.16.2.65	MAX_NUM_MAPLE . . . . .	970
3.7.7.16.2.66	MAX_NUM_OF_MAPLE_PE . . . . .	970
3.7.7.16.2.67	MAX_NUM_OF_CHANNELS_PER_PE . . . . .	970
3.7.7.16.2.68	CLEAR_LEVEL_INTERRUPT . . . . .	970
3.7.7.17	SC39XX Definitions . . . . .	971

Section number	Title	Page
3.7.7.17.1	Overview . . . . .	971
3.7.7.17.2	Macro Definition Documentation . . . . .	972
3.7.7.17.2.1	SR_PRIORITIES_NUMBER . . . . .	972
3.7.7.17.2.2	SR_PRIORITY_SHIFT . . . . .	972
3.7.7.17.2.3	SR_PRIORITY_MASK . . . . .	972
3.7.7.17.2.4	OS_HWI_PRIORITY0 . . . . .	972
3.7.7.17.2.5	OS_HWI_PRIORITY1 . . . . .	972
3.7.7.17.2.6	OS_HWI_PRIORITY2 . . . . .	972
3.7.7.17.2.7	OS_HWI_PRIORITY3 . . . . .	973
3.7.7.17.2.8	OS_HWI_PRIORITY4 . . . . .	973
3.7.7.17.2.9	OS_HWI_PRIORITY5 . . . . .	973
3.7.7.17.2.10	OS_HWI_PRIORITY6 . . . . .	973
3.7.7.17.2.11	OS_HWI_PRIORITY7 . . . . .	973
3.7.7.17.2.12	OS_HWI_PRIORITY8 . . . . .	973
3.7.7.17.2.13	OS_HWI_PRIORITY9 . . . . .	973
3.7.7.17.2.14	OS_HWI_PRIORITY10 . . . . .	973
3.7.7.17.2.15	OS_HWI_PRIORITY11 . . . . .	973
3.7.7.17.2.16	OS_HWI_PRIORITY12 . . . . .	973
3.7.7.17.2.17	OS_HWI_PRIORITY13 . . . . .	973
3.7.7.17.2.18	OS_HWI_PRIORITY14 . . . . .	973
3.7.7.17.2.19	OS_HWI_PRIORITY15 . . . . .	973
3.7.7.17.2.20	OS_HWI_PRIORITY16 . . . . .	974
3.7.7.17.2.21	OS_HWI_PRIORITY17 . . . . .	974
3.7.7.17.2.22	OS_HWI_PRIORITY18 . . . . .	974
3.7.7.17.2.23	OS_HWI_PRIORITY19 . . . . .	974
3.7.7.17.2.24	OS_HWI_PRIORITY20 . . . . .	974
3.7.7.17.2.25	OS_HWI_PRIORITY21 . . . . .	974
3.7.7.17.2.26	OS_HWI_PRIORITY22 . . . . .	974
3.7.7.17.2.27	OS_HWI_PRIORITY23 . . . . .	974
3.7.7.17.2.28	OS_HWI_PRIORITY24 . . . . .	974
3.7.7.17.2.29	OS_HWI_PRIORITY25 . . . . .	974
3.7.7.17.2.30	OS_HWI_PRIORITY26 . . . . .	974
3.7.7.17.2.31	OS_HWI_PRIORITY27 . . . . .	974
3.7.7.17.2.32	OS_HWI_PRIORITY28 . . . . .	974
3.7.7.17.2.33	OS_HWI_PRIORITY29 . . . . .	975
3.7.7.17.2.34	OS_HWI_PRIORITY30 . . . . .	975
3.7.7.17.2.35	OS_HWI_LAST_PRIORITY . . . . .	975
3.7.7.17.2.36	NUMBER_OF_CORE_INTERRUPTS . . . . .	975
3.7.7.17.2.37	ARCH_CONTEXT_SIZE . . . . .	975
3.7.7.17.2.38	OS_HWI_PRIORITY_ALL . . . . .	975
3.7.7.17.2.39	OS_HWI_PRIORITY_NMI . . . . .	975
3.7.7.17.2.40	ARCH_CACHE_LINE_SIZE . . . . .	975
3.7.7.17.2.41	DSP_CORE_NUM_DID . . . . .	975
3.7.7.17.2.42	DSP_CORE_NUM_PID . . . . .	975
3.7.7.17.2.43	OS_SYSTEM_DID . . . . .	975

Section number	Title	Page
3.7.7.17.2.44	OS_SYSTEM_PID . . . . .	975
3.7.7.17.2.45	OS_SHARED_DID . . . . .	975
3.7.7.17.2.46	OS_SHARED_PID . . . . .	976
3.7.7.17.2.47	ARCH_STACK_MAX_SIZE . . . . .	976
3.7.7.17.2.48	ARCH_SYS_STACK_VIRT_BASE . . . . .	976
3.7.7.17.2.49	ARCH_APP_STACK_VIRT_BASE . . . . .	976
3.7.7.17.2.50	TASK_STATUS_REG . . . . .	976
3.7.7.17.2.51	TASK_STATUS2_REG . . . . .	976
3.7.7.17.2.52	STACK_DEFAULT . . . . .	976
3.7.7.17.2.53	TASK_PC_REG_PLACE . . . . .	976
3.7.7.17.2.54	TASK_STATUS_REG_PLACE . . . . .	976
3.7.7.17.2.55	TASK_STATUS2_REG_PLACE . . . . .	976
3.7.7.17.2.56	TASK_ARG_REG_PLACE . . . . .	976
3.7.7.17.2.57	TASK_ARG_PROCID_REG_PLACE . . . . .	976
3.7.7.17.3	Enumeration Type Documentation . . . . .	977
3.7.7.17.3.1	anonymous enum . . . . .	977
3.7.7.17.3.2	register_offset_in_stack . . . . .	977
3.7.7.17.4	Tasks Runtime API . . . . .	977
3.7.7.17.4.1	Overview . . . . .	977
3.7.7.17.4.2	Data Structure Documentation . . . . .	978
3.7.7.17.4.2.1	struct os_task_init_param_t . . . . .	978
3.7.7.17.4.2.2	Field Documentation . . . . .	979
3.7.7.17.4.2.3	task_function . . . . .	979
3.7.7.17.4.2.4	task_arg . . . . .	979
3.7.7.17.4.2.5	top_of_stack . . . . .	979
3.7.7.17.4.2.6	stack_size . . . . .	979
3.7.7.17.4.2.7	task_flags . . . . .	979
3.7.7.17.4.2.8	task_priority . . . . .	979
3.7.7.17.4.2.9	task_name . . . . .	979
3.7.7.17.4.2.10	private_data . . . . .	979
3.7.7.17.4.2.11	init_stack . . . . .	979
3.7.7.17.4.3	Macro Definition Documentation . . . . .	980
3.7.7.17.4.3.1	TASK_NAME_LEN . . . . .	980
3.7.7.17.4.3.2	TASK_IDLE_ID . . . . .	980
3.7.7.17.4.3.3	TASK_NULL_ID . . . . .	980
3.7.7.17.4.3.4	OS_TASK_PRIORITY_HIGHEST . . . . .	980
3.7.7.17.4.3.5	OS_TASK_PRIORITY_01 . . . . .	980
3.7.7.17.4.3.6	OS_TASK_PRIORITY_02 . . . . .	980
3.7.7.17.4.3.7	OS_TASK_PRIORITY_03 . . . . .	980
3.7.7.17.4.3.8	OS_TASK_PRIORITY_04 . . . . .	980
3.7.7.17.4.3.9	OS_TASK_PRIORITY_05 . . . . .	980
3.7.7.17.4.3.10	OS_TASK_PRIORITY_06 . . . . .	980
3.7.7.17.4.3.11	OS_TASK_PRIORITY_07 . . . . .	980
3.7.7.17.4.3.12	OS_TASK_PRIORITY_08 . . . . .	980
3.7.7.17.4.3.13	OS_TASK_PRIORITY_09 . . . . .	981

Section number	Title	Page
3.7.7.17.4.3.14	OS_TASK_PRIORITY_10	981
3.7.7.17.4.3.15	OS_TASK_PRIORITY_11	981
3.7.7.17.4.3.16	OS_TASK_PRIORITY_12	981
3.7.7.17.4.3.17	OS_TASK_PRIORITY_13	981
3.7.7.17.4.3.18	OS_TASK_PRIORITY_14	981
3.7.7.17.4.3.19	OS_TASK_PRIORITY_15	981
3.7.7.17.4.3.20	OS_TASK_PRIORITY_16	981
3.7.7.17.4.3.21	OS_TASK_PRIORITY_17	981
3.7.7.17.4.3.22	OS_TASK_PRIORITY_18	981
3.7.7.17.4.3.23	OS_TASK_PRIORITY_19	981
3.7.7.17.4.3.24	OS_TASK_PRIORITY_20	981
3.7.7.17.4.3.25	OS_TASK_PRIORITY_21	981
3.7.7.17.4.3.26	OS_TASK_PRIORITY_22	982
3.7.7.17.4.3.27	OS_TASK_PRIORITY_23	982
3.7.7.17.4.3.28	OS_TASK_PRIORITY_24	982
3.7.7.17.4.3.29	OS_TASK_PRIORITY_25	982
3.7.7.17.4.3.30	OS_TASK_PRIORITY_26	982
3.7.7.17.4.3.31	OS_TASK_PRIORITY_27	982
3.7.7.17.4.3.32	OS_TASK_PRIORITY_28	982
3.7.7.17.4.3.33	OS_TASK_PRIORITY_29	982
3.7.7.17.4.3.34	OS_TASK_PRIORITY_30	982
3.7.7.17.4.3.35	OS_TASK_PRIORITY_LOWEST	982
3.7.7.17.4.3.36	OS_NUM_OF_PRIORITIES	982
3.7.7.17.4.3.37	OS_TASK_UNUSED	982
3.7.7.17.4.3.38	OS_TASK_ACQUIRED	983
3.7.7.17.4.3.39	OS_TASK_SUSPEND	983
3.7.7.17.4.3.40	OS_TASK_PEND	983
3.7.7.17.4.3.41	OS_TASK_TIMEOUT	983
3.7.7.17.4.3.42	OS_TASK_DELAY	983
3.7.7.17.4.3.43	OS_TASK_READY	983
3.7.7.17.4.3.44	OS_TASK_RUNNING	983
3.7.7.17.4.3.45	OS_TASK_EXPIRED	983
3.7.7.17.4.4	Function Documentation	983
3.7.7.17.4.4.1	osTaskFind	983
3.7.7.17.4.4.2	osTaskCreate	984
3.7.7.17.4.4.3	osTaskActivate	984
3.7.7.17.4.4.4	osTaskSuspend	984
3.7.7.17.4.4.5	osTaskDelete	985
3.7.7.17.4.4.6	osTaskDelay	986
3.7.7.17.4.4.7	osTaskPrioritySet	986
3.7.7.17.4.4.8	osTaskSchedulerLock	987
3.7.7.17.4.4.9	osTaskSchedulerUnlock	987
3.7.7.17.4.4.10	osTaskSelf	987
3.7.7.17.4.4.11	osTaskStatusGet	987
3.7.7.17.4.4.12	osTaskPrivateDataGet	988

<b>Section number</b>	<b>Title</b>	<b>Page</b>
3.7.7.17.4.4.13	osTaskPrivateDataSet . . . . .	988
3.7.7.17.4.4.14	osTaskPriorityGet . . . . .	988
3.7.7.17.4.4.15	osTaskPriorityReadyCount . . . . .	989
3.7.7.17.4.4.16	osTaskYield . . . . .	989
3.7.7.17.4.4.17	osTaskNameGet . . . . .	990
3.7.8	Hardware Timers Initialization API . . . . .	990
3.7.8.1	Overview . . . . .	990
3.7.8.2	Data Structure Documentation . . . . .	991
3.7.8.2.1	struct hw_timers32_data_t . . . . .	991
3.7.8.2.1.1	Field Documentation . . . . .	991
3.7.8.2.1.1.1	timer32_core_id . . . . .	991
3.7.8.2.2	struct timer32_trigger_params_t . . . . .	991
3.7.8.2.2.1	Field Documentation . . . . .	991
3.7.8.2.2.1.1	trigger_type . . . . .	991
3.7.8.2.2.1.2	trigger_input . . . . .	991
3.7.8.2.3	struct timer32_group_init_params_t . . . . .	991
3.7.8.2.3.1	Field Documentation . . . . .	992
3.7.8.2.3.1.1	trigger_params . . . . .	992
3.7.8.2.3.1.2	clock_in . . . . .	992
3.7.8.2.3.1.3	group_num . . . . .	992
3.7.8.3	Enumeration Type Documentation . . . . .	992
3.7.8.3.1	timer32_input_select_t . . . . .	992
3.7.8.4	Function Documentation . . . . .	992
3.7.8.4.1	hwTimer32Initialize . . . . .	992
3.7.8.4.2	hwTimer32GroupInitialize . . . . .	992



## Chapter 1

### Introduction

The SmartDSP Operating System (OS) is a Real Time Operating System (RTOS) that runs on the following StarCore DSP-based processors:

- B4860/B4420

The StarCore CodeWarrior (CW) Development Studio includes SmartDSP OS royalty-free source code. Further, SmartDSP OS has a high-level Application Programming Interface (API) that lets users develop integrated applications for StarCore processors.

This Reference Manual documents SmartDSP OS API. For more information on the features of SmartDSP OS, refer to SmartDSP OS User Guide.

### Accompanying Documentation

The Documentation page describes the documentation included in this version of CodeWarrior Development Studio for StarCore DSP Architectures. You access the Documentation page by:

- a shortcut link on the Desktop that the CodeWarrior installer creates by default, or
- opening START\_HERE.html in CWInstallDir.



## Chapter 2

### Kernel

#### 2.1 Overview

##### Modules

- SmartDSP OS Initialization
- HAL-Hardware Abstraction Layers
- System Memory Management
- Interrupts
- Timers
- Utilities
- Queues API
- Frames API
- Clock API
- Multi Core and Multi Device Management
- Multitasking
- Architectures
- MPIC Module API

#### 2.2 SmartDSP OS Initialization

##### 2.2.1 Overview

These functions are called via `osInitialize()`

##### Modules

- B4860 Initialization API

##### Data Structures

- struct `os_mem_heap_t`

##### Functions

- `os_status osInitializeKernel (uint32_t system_clock, uint8_t num_of_cores, uint8_t max_num_of_cores, uint8_t id_of_master_core)`
- `os_status osActivate (os_background_task_function background_task)`
- `os_status osArchInitialize ()`
- `os_status osArchDevicesInitialize ()`
- `os_status osMemInitialize (os_mem_heap_t os_mem_heap_local[], int num_of_local_heaps, os_mem_heap_t os_mem_heap_shared[], int num_of_shared_heaps)`

## SmartDSP OS Initialization

- `os_status osMemLocalInitialize (uint16_t total_mem_parts, uint8_t *local_mngmnt_space, uint32_t local_mngmnt_size)`
- `os_status osMemSharedInitialize (uint8_t *shared_mngmnt_space, uint32_t shared_mngmnt_size)`
- `os_status osHwiInitialize (void *int_vec_addr)`
- `os_status osTickInitialize (uint32_t tick_parameter)`
- `os_status osTickStart (os_swi_priority priority)`
- `os_status osSwiInitialize (uint16_t total_swิ)`
- `os_status osTimerInitialize (uint16_t total_timers)`
- `os_status osHwTimerInitialize ()`
- `os_status osMessageInitialize (uint16_t total_messages)`
- `os_status osMultiCoreSyncInitialize ()`
- `os_status sysInit ()`
- `os_status osQueueInitialize (uint16_t total_queues, uint16_t total_squeues)`
- `os_status osFrameInitialize ()`
- `os_status osCioInitialize (uint16_t total_cio_devices)`
- `os_status osBioInitialize (uint16_t total_bio_devices)`
- `os_status osSioInitialize (uint16_t total_sio_devices)`
- `os_status osCopInitialize (uint16_t total_cop_devices)`
- `os_status osDmaInitialize (arch_specific *dma_config)`
- `os_status osHwWatchdogsInit (void)`
- `os_status osEventsInitialize (int max_event_queue, int max_event_semaphore)`
- `os_status osTasksInitialize (int max_task)`
- `os_status osLogInitialize (uint8_t *base_addr, uint32_t stack_size, uint32_t num_cores)`

### 2.2.2 Data Structure Documentation

#### 2.2.2.1 struct os\_mem\_heap\_t

Heap data structure.

### 2.2.3 Function Documentation

#### 2.2.3.1 `os_status osInitializeKernel ( uint32_t system_clock, uint8_t num_of_cores, uint8_t max_num_of_cores, uint8_t id_of_master_core )`

Initializes the OS kernel.

This function initializes various parameters of the OS, using the given configuration parameters. In addition, it aligns the stack as necessary.

Parameters

<code>system_clock</code>	- The system clock in MHz.
---------------------------	----------------------------

<i>num_of_cores</i>	- Number of active cores (multicore only).
<i>max_num_of_cores</i>	- Maximum number of cores (multicore only).
<i>id_of_master_core</i>	- ID of the master core (multicore only).

Returns

OS\_SUCCESS

Warning

Must be called before [osStart\(\)](#).

### 2.2.3.2 os\_status osActivate ( os\_background\_task\_function *background\_task* )

Starts the OS operation.

This function receives a pointer to a background task that is ready to run and switches into that task. If the background task runs infinitely, [osActivate\(\)](#) never returns.

Parameters

<i>background_task</i>	- The background task to run.
------------------------	-------------------------------

Return values

<i>OS_FAIL</i>	- The background task has returned;
----------------	-------------------------------------

Warning

[osInitialize\(\)](#) must be called before [osActivate\(\)](#); Don't use temporary variables here, since this function does not return, and its stack will not be cleared.

### 2.2.3.3 os\_status osArchInitialize ( )

Architecture-specific general initialization.

This function should be implemented per architecture.

Returns

OS\_SUCCESS on success; OS\_FAIL otherwise.

## SmartDSP OS Initialization

### 2.2.3.4 os\_status osArchDevicesInitialize( )

Architecture-specific devices initialization.

This function should be implemented per architecture.

Returns

OS\_SUCCESS on success; OS\_FAIL otherwise.

### 2.2.3.5 os\_status osMemInitialize( os\_mem\_heap\_t os\_mem\_heap\_local[], int num\_of\_local\_heaps, os\_mem\_heap\_t os\_mem\_heap\_shared[], int num\_of\_shared\_heaps )

Initializes the memory management module.

Parameters

<i>os_mem_heap_local</i>	- Pointer to list of local heaps.
<i>num_of_local_heaps</i>	- Number of local heaps.
<i>os_mem_heap_shared</i>	- Pointer to list of shared heaps (multicore only).
<i>num_of_shared_heaps</i>	- Number of shared heaps (multicore only).

Return values

<i>OS_SUCCESS</i>	- Memory management module was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.6 os\_status osMemLocallInitialize( uint16\_t total\_mem\_parts, uint8\_t \*local\_mngmnt\_space, uint32\_t local\_mngmnt\_size )

Initializes the local memory management module.

Parameters

<i>total_mem_parts</i>	- Number of memory partitions in the system.
<i>local_mngmnt_space</i>	- Pointer to preallocated management memory space for local heaps.
<i>local_mngmnt_size</i>	- Amount of memory space preallocated for local memory internal management (Bytes).

Return values

<i>OS_SUCCESS</i>	- Memory management module was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.7 **os\_status osMemSharedInitialize ( uint8\_t \* *shared\_mngmnt\_space*, uint32\_t *shared\_mngmnt\_size* )**

Initializes the shared memory management module.

Parameters

<i>shared_mngmnt_space</i>	- Pointer to preallocated management memory space for shared heaps.
<i>shared_mngmnt_size</i>	- Amount of memory space preallocated for shared memory internal management (Bytes).

Return values

<i>OS_SUCCESS</i>	- Memory management module was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.8 **os\_status osHwiInitialize ( void \* *int\_vec\_add* )**

Initializes the hardware interrupts module.

Parameters

<i>int_vec_add</i>	- Base address of interrupts vector.
--------------------	--------------------------------------

Returns

*OS\_SUCCESS* on success; *OS\_FAIL* otherwise.

## SmartDSP OS Initialization

### Warning

Must be called before calling [osStart\(\)](#) and before creating a hardware interrupt.

### **2.2.3.9 os\_status osTickInitialize ( uint32\_t *tick\_parameter* )**

Initializes the OS Tick module.

#### Parameters

<i>tick_parameter</i>	- Tick value (architecture-specific), must be greater than zero.
-----------------------	--

#### Returns

OS\_SUCCESS

### Warning

The tick value parameter MUST be greater than zero !

### **2.2.3.10 os\_status osTickStart ( os\_swi\_priority *priority* )**

Starts the OS tick functionality.

#### Parameters

<i>priority</i>	- OS Tick priority
-----------------	--------------------

#### Returns

OS\_SUCCESS on success of osTickSetup(); OS\_FAIL otherwise.

### **2.2.3.11 os\_status osSwiInitialize ( uint16\_t *total\_swi* )**

Initializes the software interrupts module.

Parameters

<i>total_swi</i>	- Number of software interrupts in the system.
------------------	--

Return values

<i>OS_SUCCESS</i>	- Software interrupts module was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.12 **os\_status osTimerInitialize ( uint16\_t *total\_timers* )**

Initializes the software timers module.

Parameters

<i>total_timers</i>	- Number of software timers in the system.
---------------------	--

Return values

<i>OS_SUCCESS</i>	- Software timers module was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.13 **os\_status osHwTimerInitialize ( )**

Initializes the hardware timers module.

Returns

*OS\_SUCCESS*

### 2.2.3.14 **os\_status osMessageInitialize ( uint16\_t *total\_messages* )**

Initializes the intercore messages module.

Parameters

## SmartDSP OS Initialization

<i>total_messages</i>	- Number of intercore messages in the system.
-----------------------	---

Return values

<i>OS_SUCCESS</i>	- The intercore messages module was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.
<i>OS_ERR_MSG_NUM_← LIMIT</i>	- Requested number of messages is too high (unsupported); operation failed.

### 2.2.3.15 **os\_status osMultiCoreSyncInitialize( )**

Initializes the multicore synchronization module.

Return values

<i>OS_SUCCESS</i>	- The multicore synchronization module was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- For master core only: not enough memory; operation failed. other cores will enter a busy wait state until the master core is successful.

### 2.2.3.16 **os\_status sysInit( )**

Initializes the multicore synchronization module.

Return values

<i>OS_SUCCESS</i>	- The multicore synchronization module was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- For master core only: not enough memory; operation failed. other cores will enter a busy wait state until the master core is successful.

### 2.2.3.17 **os\_status osQueueInitialize( uint16\_t total\_queues, uint16\_t total\_squeues )**

Initializes the OS Queues.

Parameters

<i>total_queues</i>	- Number of queues in the system.
---------------------	-----------------------------------

<i>total_queues</i>	- Number of shared queues in the system (multicore only).
---------------------	---

Return values

<i>OS_SUCCESS</i>	- Queues were initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.18 **os\_status osFrameInitialize( )**

Initializes the OS Frames.

Returns

*OS\_SUCCESS*

### 2.2.3.19 **os\_status osCioInitialize( uint16\_t total\_cio\_devices )**

Initializes the CIO layer.

Parameters

<i>total_cio_/devices</i>	- Number of CIO devices in the system.
---------------------------	--

Return values

<i>OS_SUCCESS</i>	- CIO was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.20 **os\_status osBioInitialize( uint16\_t total\_bio\_devices )**

Initializes the BIO layer.

Parameters

<i>total_bio_/devices</i>	- Number of BIO devices in the system.
---------------------------	--

## SmartDSP OS Initialization

Return values

<i>OS_SUCCESS</i>	- BIO was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.21 **os\_status osSioInitialize ( uint16\_t total\_sio\_devices )**

Initializes the SIO layer.

Parameters

<i>total_sio_/devices</i>	- Number of SIO devices in the system.
---------------------------	--

Return values

<i>OS_SUCCESS</i>	- SIO was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.22 **os\_status osCopInitialize ( uint16\_t total\_cop\_devices )**

Initializes the COP layer.

Parameters

<i>total_cop_/devices</i>	- Number of COP devices in the system.
---------------------------	--

Return values

<i>OS_SUCCESS</i>	- COP was initialized successfully.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory; operation failed.

### 2.2.3.23 **os\_status osDmaInitialize ( arch\_specific \* dma\_config )**

Initializes the DMA controller.

Parameters

<i>dma_config</i>	- Architecture-specific DMA configuration structure.
-------------------	--

Returns

OS\_SUCCESS on success; OS\_FAIL otherwise.

#### 2.2.3.24 os\_status osHwWatchdogsInit ( void )

Return values

<i>OS_SUCCESS</i>	- the watchdog SWI and timer were initialized successfully.
<i>OS_FAIL</i>	- the OS failed to initialize the watchdog SWI and timer.

#### 2.2.3.25 os\_status osEventsInitialize ( int *max\_event\_queue*, int *max\_event\_semaphore* )

Stores max number of event types. Currently only queues and counting semaphores are supported.

Parameters

<i>max_event_</i> $\leftarrow$ <i>queue</i>	- Maximal number of event queues.
<i>max_event_</i> $\leftarrow$ <i>semaphore</i>	- Maximal number of event semaphores.

Returns

OS\_SUCCESS - Events initialized.

OS\_FAIL - Events not initialized.

#### 2.2.3.26 os\_status osTasksInitialize ( int *max\_task* )

Allocates a scheduler and then allocate tasks and events objects and insert them in it. Background function is defined in smartdsp\_init.c, before osInitialize. It can be chosen to be wait command or idle count or user defined. In osStart, background task is created and activated.

## SmartDSP OS Initialization

Parameters

<i>max_task</i>	- Maximal number of tasks.
-----------------	----------------------------

Returns

- OS\_SUCCESS - Tasks initialized.
- OS\_FAIL - Tasks not initialized.

### 2.2.3.27 `os_status osLogInitialize ( uint8_t * base_addr, uint32_t stack_size, uint32_t num_cores )`

Overrides the default stack location and size for kernel awareness. Assumes contiguous address space shared between OS\_NUM\_OF\_CORES. If no multicore support, all stack size goes to single core. Will configure virtual and physical address to the same value (in platforms where applicable).

Parameters

<i>base_addr</i>	- Base address of shared stack size.
<i>stack_size</i>	- Size of shared stack size.
<i>num_cores</i>	- Number of cores (if have multicore support)

Returns

- OS\_SUCCESS - Kernel awareness stack set.
- OS\_FAIL - Kernel awareness stack not set.

## 2.2.4 B4860 Initialization API

### 2.2.4.1 Overview

API for initializing the B4860 kernel

#### Data Structures

- union [platform\\_init\\_params\\_t](#)

#### Functions

- void [b4860GetCoreInformation \(\)](#)
- os\_status [b4860Initialize \(float clock\\_in, os\\_virt\\_ptr dsp\\_cluster\\_base, platform\\_init\\_params\\_t \\*platform\\_params, l2\\_init\\_params\\_t \\*l2\\_init\\_params, cpc\\_init\\_params\\_t \\*cpc\\_params\)](#)

- void `b4860HetBspStubInitialize()`
- void `b4860HetBootInitialize()`
- os\_status `b4860HetInitialize(os_virt_ptr soc_het_ctrl, uint32_t soc_het_size, os_virt_ptr pa_het_b, os_virt_ptr sc_het_b)`
- os\_status `b4420HssiLanesPowerDown()`

## 2.2.4.2 Data Structure Documentation

### 2.2.4.2.1 union platform\_init\_params\_t

Platform configuration parameters.

#### Data Fields

- uint32\_t `m_cr`
- uint32\_t `__pad0__:20`
- uint32\_t `ge:1`
- uint32\_t `ice:1`
- uint32\_t `dce:1`
- uint32\_t `__pad1__:1`
- uint32\_t `soee:1`
- uint32\_t `vccc:1`
- uint32\_t `vcee:1`
- uint32\_t `__pad2__:1`
- uint32\_t `mpe:1`
- uint32\_t `ate:1`
- uint32\_t `eccee:1`
- uint32\_t `__pad3__:1`

#### 2.2.4.2.1.1 Field Documentation

##### 2.2.4.2.1.1.1 uint32\_t platform\_init\_params\_t::\_\_pad0\_\_

Reserved by hardware.

##### 2.2.4.2.1.1.2 uint32\_t platform\_init\_params\_t::ge

Gather Enable - TRUE/FALSE enables/disables SGB gathering function; turning it off has performance implications.

##### 2.2.4.2.1.1.3 uint32\_t platform\_init\_params\_t::ice

Instruction Cache Enable - When TRUE, Instruction Cache is enabled.

Instruction accesses cache policy determined by relevant MMU descriptor. When FALSE, Instruction Cache is disabled overriding ICache and L2 cache policy to non-cacheable for all instruction accesses

##### 2.2.4.2.1.1.4 uint32\_t platform\_init\_params\_t::dce

Data Cache Enable - When TRUE, Data Cache is enabled.

## SmartDSP OS Initialization

Data accesses cache policy determined by relevant MMU descriptor. When FALSE, Data Cache is disabled overriding DCache and L2 cache policy to non-cacheable for all data accesses

### **2.2.4.2.1.1.5 uint32\_t platform\_init\_params\_t::\_\_pad1\_\_**

Reserved by hardware.

### **2.2.4.2.1.1.6 uint32\_t platform\_init\_params\_t::soee**

Stack Overrun Error Enabled - TRUE/FALSE enables/disables precise exceptions as a result of stack related accesses that match non-stack descriptors.

### **2.2.4.2.1.1.7 uint32\_t platform\_init\_params\_t::vccc**

Voluntary Cache Commands Cancel -.

- When TRUE, the MMU and CME cancel the following cache performance commands: DMALL $\leftarrow$  OC, DFETCHx
- When false, cache performance commands are enabled

### **2.2.4.2.1.1.8 uint32\_t platform\_init\_params\_t::vcee**

Voluntary Cache Commands Error Enabled - When TRUE,.

- generates precise exception on error on granular DFETCHx commands, unless VCCC bit is enabled: DFLUSH, DSYNC, DINVALIDATE, DTUNLOCK, DMALLOC, DFETCHx When F $\leftarrow$  FALSE, the MMU closes the access inside the platform, but does not inform the core of the error

### **2.2.4.2.1.1.9 uint32\_t platform\_init\_params\_t::\_\_pad2\_\_**

Reserved by hardware.

### **2.2.4.2.1.1.10 uint32\_t platform\_init\_params\_t::mpe**

Memory Protection Enable - TRUE/FALSE enables/disables the protection-checking function in all enabled segment descriptors.

It also enables/disables the miss interrupt support on a miss access

### **2.2.4.2.1.1.11 uint32\_t platform\_init\_params\_t::ate**

Address Translation Enable - TRUE/FALSE enables/disables the address translation mechanism.

### **2.2.4.2.1.1.12 uint32\_t platform\_init\_params\_t::eccee**

Error Detection Code Exception Enable - TRUE/FALSE enables/disables the the ECC exception.

### **2.2.4.2.1.1.13 uint32\_t platform\_init\_params\_t::\_\_pad3\_\_**

Reserved by hardware.

**2.2.4.2.1.1.14 uint32\_t platform\_init\_params\_t::m\_cr**

all attributes above

**2.2.4.3 Function Documentation****2.2.4.3.1 void b4860GetCoreInformation( )**

Initializes core information in global register. This functions should generally be called by osInitialize. For cases where core information is needed prior to osInitialize, application may use this function.

Returns

None

Warning

None

**2.2.4.3.2 os\_status b4860Initialize( float clock\_in, os\_virt\_ptr dsp\_cluster\_base, platform\_init\_params\_t \* platform\_params, l2\_init\_params\_t \* l2\_init\_params, cpc\_init\_params\_t \* cpc\_params )**

Initializes B4860 general architecture parts.

Parameters

in	<i>clock_in</i>	- B4860 CLKIN frequency (MHz).
in	<i>dsp_cluster_↔ base</i>	- B4860 DSP cluster base address.
in	<i>platform_↔ params</i>	- Platform initialization parameters
in	<i>l2_init_params</i>	- L2 cache initialization parameters
in	<i>cpc_params</i>	- L3 cache/SRAM initialization parameters

Returns

OS status

Warning

None

## SmartDSP OS Initialization

### 2.2.4.3.3 void b4860HetBspStubInitialize( )

This function mimics what the PA BSP should do in a "real" system

It writes to shared control space values as defined at ctrl\_params or sets some default values if ctrl\_params == NULL

### 2.2.4.3.4 void b4860HetBootInitialize( )

Finalizes heterogeneous boot using HW semaphores;

SC take semaphore and waits till PA releases it

Warning

None

### 2.2.4.3.5 os\_status b4860HetInitialize( os\_virt\_ptr soc\_het\_ctrl, uint32\_t soc\_het\_size, os\_virt\_ptr pa\_het\_b, os\_virt\_ptr sc\_het\_b )

Initialized PA and SC shared space;

Parameters

in	<i>soc_het_ctrl</i>	- virtual pointer to <a href="#">os_het_control_t</a> shared space
in	<i>soc_het_size</i>	- size of shared control space
in	<i>pa_het_b</i>	- virtual base PA shared cacheable space
in	<i>sc_het_b</i>	- virtual base SC shared cacheable space

Returns

OS status: OS\_SUCCESS or OS\_FAIL

Warning

None

### 2.2.4.3.6 os\_status b4420HssiLanesPowerDown( )

Power off B4420 not supported HSSI SERDES lanes.

Returns

OS success

## 2.3 HAL-Hardware Abstraction Layers

### 2.3.1 Overview

#### Modules

- [BIO-Buffered I/O Module API](#)
- [COP-Co-Processor Module API](#)
- [CIO-Character I/O Module API](#)
- [SIO-Synchronized I/O Module API](#)

### 2.3.2 BIO-Buffered I/O Module API

#### 2.3.2.1 Overview

Buffer I/O routines, defines, enumerations and API

#### Modules

- [BIO Initialization API](#)
- [BIO Runtime API](#)

#### Data Structures

- struct [bio\\_dev\\_open\\_params\\_t](#)
- struct [bio\\_ch\\_open\\_params\\_t](#)
- struct [bio\\_channel\\_t](#)
- struct [bio\\_interface\\_stat\\_t](#)

#### Typedefs

- [typedef void \\* bio\\_dev\\_handle](#)

## HAL-Hardware Abstraction Layers

### BIO Channel Modes

When opening a channel, the application has to specify whether it is [BIO\\_READ](#) or [BIO\\_WRITE](#).

In addition, a channel may be opened as [BIO\\_ACTIVE](#) or else be activated later.

- #define [BIO\\_READ](#) 0x1
- #define [BIO\\_WRITE](#) 0x2
- #define [BIO\\_ACTIVE](#) 0x4

### BIO Control Commands

Used in [osBioDeviceCtrl\(\)](#) and [osBioChannelCtrl\(\)](#)

- #define [BIO\\_LLD\\_COMMAND](#) 0x01000000
- #define [BIO\\_COMMAND\\_WRITE](#) 0x00000000
- #define [BIO\\_COMMAND\\_READ](#) 0x10000000
- #define [BIO\\_CHANNEL\\_TX\\_ENABLE](#) (0x00000001 | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_WRITE](#))
- #define [BIO\\_CHANNEL\\_RX\\_ENABLE](#) (0x00000002 | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_READ](#))
- #define [BIO\\_CHANNEL\\_TX\\_DISABLE](#) (0x00000003 | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_WRITE](#))
- #define [BIO\\_CHANNEL\\_RX\\_DISABLE](#) (0x00000004 | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_READ](#))
- #define [BIO\\_CHANNEL\\_STAT\\_GET](#) (0x0000000A | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_READ](#))
- #define [BIO\\_CHANNEL\\_RX\\_ADD\\_ID](#) (0x0000000B | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_READ](#))
- #define [BIO\\_CHANNEL\\_RX\\_REMOVE\\_ID](#) (0x0000000C | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_READ](#))
- #define [BIO\\_CHANNEL\\_RX\\_PHYS\\_LLD\\_ADDR\\_ADD](#) (0x0000000D | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_READ](#))
- #define [BIO\\_CHANNEL\\_RX\\_PHYS\\_LLD\\_ADDR\\_REMOVE](#) (0x0000000E | [BIO\\_LLD\\_COMMAND](#) | [BIO\\_COMMAND\\_READ](#))
- #define [BIO\\_DEVICE\\_TX\\_ENABLE](#) (0x00000001 | [BIO\\_LLD\\_COMMAND](#))
- #define [BIO\\_DEVICE\\_RX\\_ENABLE](#) (0x00000002 | [BIO\\_LLD\\_COMMAND](#))
- #define [BIO\\_DEVICE\\_TX\\_DISABLE](#) (0x00000003 | [BIO\\_LLD\\_COMMAND](#))
- #define [BIO\\_DEVICE\\_RX\\_DISABLE](#) (0x00000004 | [BIO\\_LLD\\_COMMAND](#))
- #define [BIO\\_DEVICE\\_RESET](#) (0x00000008 | [BIO\\_LLD\\_COMMAND](#))
- #define [BIO\\_DEVICE\\_SUPPORT\\_MULTIBUFFER](#) (0x00000009 | [BIO\\_LLD\\_COMMAND](#))
- #define [BIO\\_DEVICE\\_STAT\\_GET](#) (0x00000009)
- #define [BIO\\_REMOVE\\_BUFFER](#) 0xFFFF

### 2.3.2.2 Data Structure Documentation

#### 2.3.2.2.1 struct bio\_dev\_open\_params\_t

BIO device configuration parameters.

This structure is passed to [osBioDeviceOpen\(\)](#) and defines some of the device parameters that the BIO requires. The structure also contains a pointer to LLD-specific parameters. This pointer is passed to the LLD as it is.

### Data Fields

- [os\\_mem\\_part\\_t \\* common\\_pool](#)
- [void \\* lld\\_params](#)

#### 2.3.2.2.1.1 Field Documentation

##### 2.3.2.2.1.1.1 [os\\_mem\\_part\\_t\\* bio\\_dev\\_open\\_params\\_t::common\\_pool](#)

Pointer to initialized common buffers pool.

##### 2.3.2.2.1.1.2 [void\\* bio\\_dev\\_open\\_params\\_t::lld\\_params](#)

LLD-specific parameters.

### 2.3.2.2 [struct bio\\_ch\\_open\\_params\\_t](#)

BIO channel configuration parameters.

This structure is passed to [osBioChannelOpen\(\)](#) and defines some of the channel parameters that the BIO requires. The structure also contains a pointer to LLD-specific parameters. This pointer is passed to the LLD as it is.

### Data Fields

- [uint16\\_t channel\\_num](#)
- [void\(\\* callback \)\(void \\*param, uint32\\_t data, uint32\\_t error\\_status\)](#)
- [void \\* cb\\_parameter](#)
- [os\\_frames\\_pool\\_t \\* frames\\_pool](#)
- [os\\_mem\\_part\\_t \\* buffers\\_pool](#)
- [void \\* lld\\_params](#)

#### 2.3.2.2.2.1 Field Documentation

##### 2.3.2.2.2.1.1 [uint16\\_t bio\\_ch\\_open\\_params\\_t::channel\\_num](#)

Channel number.

##### 2.3.2.2.2.1.2 [void\(\\* bio\\_ch\\_open\\_params\\_t::callback\)\(void \\*param, uint32\\_t data, uint32\\_t error\\_status\)](#)

Application's callback for this channel; for Tx, the data is the confirmed frame; for Rx, data is always 0.

## HAL-Hardware Abstraction Layers

### 2.3.2.2.1.3 `void* bio_ch_open_params_t::cb_parameter`

Application's parameter for the callback.

### 2.3.2.2.1.4 `os_frames_pool_t* bio_ch_open_params_t::frames_pool`

Frames pool for the channel.

### 2.3.2.2.1.5 `os_mem_part_t* bio_ch_open_params_t::buffers_pool`

Rx buffers pool.

### 2.3.2.2.1.6 `void* bio_ch_open_params_t::lld_params`

LLD-specific channel parameters.

## 2.3.2.2.3 `struct bio_channel_t`

BIO channel internal structure.

This structure is exposed to the application layer to let the application allocate memory for the channels in a convenient way. The application should not change any field in this structure.

Warning

This structure is declared publicly to enable allocating enough memory for it by the application.  
Users are prohibited from directly accessing the structure.

## Data Fields

- `uint32_t status`
- `void(* callback )(void *param, uint32_t data, uint32_t error_status)`
- `void * cb_parameter`
- `void * lld_ch`
- `void * bio_interf`
- `uint8_t channel_type`
- `os_queue_handle frames_queue`
- `os_frames_pool_t * frames_pool`
- `os_mem_part_t * buffers_pool`
- `os_queue_handle buffers_queue`
- `void(* f_RxFrameBuild )(void *bio_ch_handle, os_frame_t *frame, uint32_t frame_length)`

### 2.3.2.2.3.1 Field Documentation

#### 2.3.2.2.3.1.1 `uint32_t bio_channel_t::status`

The channel's status.

#### 2.3.2.2.3.1.2 `void(* bio_channel_t::callback)(void *param, uint32_t data, uint32_t error_status)`

Application's callback for this channel; for Tx, the data is the confirmed frame; for Rx, data is always 0.

**2.3.2.2.3.1.3 void\* bio\_channel\_t::cb\_parameter**

Application's parameter for the callback.

**2.3.2.2.3.1.4 void\* bio\_channel\_t::lld\_ch**

The matching LLD channel handle.

**2.3.2.2.3.1.5 void\* bio\_channel\_t::bio\_interf**

The channel's BIO device interface.

**2.3.2.2.3.1.6 uint8\_t bio\_channel\_t::channel\_type**

The channel's type (read or write).

**2.3.2.2.3.1.7 os\_queue\_handle bio\_channel\_t::frames\_queue**

The channel's frames queue handle.

**2.3.2.2.3.1.8 os\_frames\_pool\_t\* bio\_channel\_t::frames\_pool**

The channel's frames pool.

**2.3.2.2.3.1.9 os\_mem\_part\_t\* bio\_channel\_t::buffers\_pool**

The channel's buffers pool (Rx channel only).

**2.3.2.2.3.1.10 os\_queue\_handle bio\_channel\_t::buffers\_queue**

The channel's buffers queue handle (Rx channel only).

**2.3.2.2.3.1.11 void(\* bio\_channel\_t::f\_RxFrameBuild)(void \*bio\_ch\_handle, os\_frame\_t \*frame, uint32\_t frame\_length)**

Frame build function (Rx channels only, for single-buffer or multi-buffer frames).

**2.3.2.2.4 struct bio\_interface\_stat\_t**

BIO interface statistics.

**Data Fields**

- uint32\_t rx\_frames
- uint32\_t rx\_bytes
- uint32\_t tx\_frames
- uint32\_t tx\_bytes
- uint32\_t tx\_errors
- uint32\_t rx\_errors
- uint32\_t interface\_speed

## HAL-Hardware Abstraction Layers

- bool `is_promisc`

### 2.3.2.2.4.1 Field Documentation

#### 2.3.2.2.4.1.1 `uint32_t bio_interface_stat_t::rx_frames`

Num of RX frames.

#### 2.3.2.2.4.1.2 `uint32_t bio_interface_stat_t::rx_bytes`

Num of RX bytes.

#### 2.3.2.2.4.1.3 `uint32_t bio_interface_stat_t::tx_frames`

Num of TX frames.

#### 2.3.2.2.4.1.4 `uint32_t bio_interface_stat_t::tx_bytes`

Num of TX bytes.

#### 2.3.2.2.4.1.5 `uint32_t bio_interface_stat_t::tx_errors`

Num of TX errors.

#### 2.3.2.2.4.1.6 `uint32_t bio_interface_stat_t::rx_errors`

Num of RX errors.

#### 2.3.2.2.4.1.7 `uint32_t bio_interface_stat_t::interface_speed`

Speed.

#### 2.3.2.2.4.1.8 `bool bio_interface_stat_t::is_promisc`

IF is promiscuous.

### 2.3.2.3 Macro Definition Documentation

#### 2.3.2.3.1 `#define BIO_READ 0x1`

Channel is for input.

#### 2.3.2.3.2 `#define BIO_WRITE 0x2`

Channel is for output.

**2.3.2.3.3 #define BIO\_ACTIVE 0x4**

Channel is active.

**2.3.2.3.4 #define BIO\_LLD\_COMMAND 0x01000000**

Defines a command that will be handled by the Low Level Driver.

**2.3.2.3.5 #define BIO\_COMMAND\_WRITE 0x00000000**

Defines a command for an output channel.

**2.3.2.3.6 #define BIO\_COMMAND\_READ 0x10000000**

Defines a command for an input channel.

**2.3.2.3.7 #define BIO\_CHANNEL\_TX\_ENABLE (0x00000001 | BIO\_LLD\_COMMAND |  
BIO\_COMMAND\_WRITE)**

Enable an output channel.

**2.3.2.3.8 #define BIO\_CHANNEL\_RX\_ENABLE (0x00000002 | BIO\_LLD\_COMMAND |  
BIO\_COMMAND\_READ)**

Enable an input channel.

**2.3.2.3.9 #define BIO\_CHANNEL\_TX\_DISABLE (0x00000003 | BIO\_LLD\_COMMAND |  
BIO\_COMMAND\_WRITE)**

Disable an output channel.

**2.3.2.3.10 #define BIO\_CHANNEL\_RX\_DISABLE (0x00000004 | BIO\_LLD\_COMMAND |  
BIO\_COMMAND\_READ)**

Disable an input channel.

**2.3.2.3.11 #define BIO\_CHANNEL\_STAT\_GET (0x0000000A | BIO\_LLD\_COMMAND |  
BIO\_COMMAND\_READ)**

Return the statistics on a channel.

## HAL-Hardware Abstraction Layers

**2.3.2.3.12 #define BIO\_CHANNEL\_RX\_ADD\_ID (0x0000000B | BIO\_LLD\_COMMAND | BIO\_COMMAND\_READ)**

Add a LLD ID to the channel.

**2.3.2.3.13 #define BIO\_CHANNEL\_RX\_REMOVE\_ID (0x0000000C | BIO\_LLD\_COMMAND | BIO\_COMMAND\_READ)**

Remove a LLD ID to the channel.

**2.3.2.3.14 #define BIO\_CHANNEL\_RX\_PHYS\_LLD\_ADDR\_ADD (0x0000000D | BIO\_LLD\_COMMAND | BIO\_COMMAND\_READ)**

Add a LLD physical address to the channel.

**2.3.2.3.15 #define BIO\_CHANNEL\_RX\_PHYS\_LLD\_ADDR\_REMOVE (0x0000000E | BIO\_LLD\_COMMAND | BIO\_COMMAND\_READ)**

Remove a LLD physical address to the channel.

**2.3.2.3.16 #define BIO\_DEVICE\_TX\_ENABLE (0x00000001 | BIO\_LLD\_COMMAND )**

Enable an output device.

**2.3.2.3.17 #define BIO\_DEVICE\_RX\_ENABLE (0x00000002 | BIO\_LLD\_COMMAND )**

Enable an input device.

**2.3.2.3.18 #define BIO\_DEVICE\_TX\_DISABLE (0x00000003 | BIO\_LLD\_COMMAND )**

Disable an output device.

**2.3.2.3.19 #define BIO\_DEVICE\_RX\_DISABLE (0x00000004 | BIO\_LLD\_COMMAND )**

Disable an input device.

**2.3.2.3.20 #define BIO\_DEVICE\_RESET (0x00000008 | BIO\_LLD\_COMMAND )**

Reset the device.

**2.3.2.3.21 #define BIO\_DEVICE\_SUPPORT\_MULTIBUFFER (0x00000009 | BIO\_LLD\_COMMAND )**

Check if device supports multi-buffered-frames.

**2.3.2.3.22 #define BIO\_DEVICE\_STAT\_GET (0x00000009)**

Return the statistics on a device.

**2.3.2.3.23 #define BIO\_REMOVE\_BUFFER 0xFFFF**

Free device's buffer.

**2.3.2.4 Typedef Documentation****2.3.2.4.1 typedef void\* bio\_dev\_handle**

BIO device handle - passed as parameter to all device functions.

**2.3.2.5 BIO Initialization API****2.3.2.5.1 Overview**

BIO upper layer (serializer) API for the application initialization stage

**Functions**

- [bio\\_dev\\_handle osBioDeviceOpen \(char \\*device\\_name, bio\\_dev\\_open\\_params\\_t \\*dev\\_open\\_params\)](#)
- [os\\_status osBioChannelOpen \(bio\\_dev\\_handle bio\\_handle, bio\\_channel\\_t \\*bio\\_ch, int mode, bio\\_ch\\_open\\_params\\_t \\*ch\\_open\\_params\)](#)
- [os\\_status osBioChannelClose \(bio\\_channel\\_t \\*bio\\_ch\)](#)

**2.3.2.5.2 Function Documentation****2.3.2.5.2.1 bio\_dev\_handle osBioDeviceOpen ( char \* *device\_name*, bio\_dev\_open\_params\_t \* *dev\_open\_params* )**

Opens a BIO device for operation using the given parameters.

## HAL-Hardware Abstraction Layers

Parameters

in	<i>device_name</i>	- The name of the device.
in	<i>dev_open_&lt;→ params</i>	- Device parameters for use by both BIO and LLD, or NULL to use the default device parameters.

Returns

A BIO device handle if the device was opened successfully  
NULL if the device failed to open

### 2.3.2.5.2.2 **os\_status osBioChannelOpen ( bio\_dev\_handle *bio\_handle*, bio\_channel\_t \* *bio\_ch*, int *mode*, bio\_ch\_open\_params\_t \* *ch\_open\_params* )**

Opens a channel of a BIO device using the given parameters.

Parameters

in	<i>bio_handle</i>	- BIO device handle returned by <a href="#">osBioDeviceOpen()</a>
out	<i>bio_ch</i>	- Pointer to a BIO channel structure.
in	<i>mode</i>	- Channel mode ( <a href="#">BIO_READ</a> , <a href="#">BIO_WRITE</a> , <a href="#">BIO_ACTIVE</a> ).
in	<i>ch_open_&lt;→ params</i>	- Channel parameters.

Return values

<i>OS_SUCCESS</i>	if channel was opened successfully
<i>OS_ERR_PARAM_INV_&lt;→ ALID</i>	if invalid parameters were provided to the function
<i>OS_FAIL</i>	if the underlying LLD channel failed to open properly

Returns

Error status, encoded in `os_error.h`, for other errors

### 2.3.2.5.2.3 **os\_status osBioChannelClose ( bio\_channel\_t \* *bio\_ch* )**

Closes an open channel of a BIO device.

Parameters

in	<i>bio_ch</i>	- Pointer to a valid BIO channel returned by <a href="#">osBioChannelOpen()</a>
----	---------------	---

Return values

<i>OS_SUCCESS</i>	if channel closed properly
-------------------	----------------------------

Returns

Error status, encoded in os\_error.h, if the underlying LLD channel failed to close properly

### 2.3.2.6 BIO Runtime API

#### 2.3.2.6.1 Overview

BIO upper layer (serializer) API for the application runtime stage

#### Functions

- `os_status osBioChannelTx (bio_channel_t *bio_ch, void *frame)`
- `void * osBioChannelRx (bio_channel_t *bio_ch)`
- `os_status osBioDeviceCtrl (bio_dev_handle bio_handle, uint32_t command, void *param)`
- `os_status osBioChannelCtrl (bio_channel_t *bio_ch, uint32_t command, void *param)`

#### 2.3.2.6.2 Function Documentation

##### 2.3.2.6.2.1 `os_status osBioChannelTx ( bio_channel_t * bio_ch, void * frame )`

Call this function to transmit a frame through a BIO channel that was previously opened for transmission.

Parameters

in	<i>bio_ch</i>	- Pointer to a valid BIO channel returned by <a href="#">osBioChannelOpen()</a>
in	<i>frame</i>	- The frame to transmit (actually a pointer to an <a href="#">os_frame_t</a> structure)

Return values

<i>OS_SUCCESS</i>	if frame was transmitted properly
-------------------	-----------------------------------

Returns

Error status, encoded in os\_error.h, if the underlying LLD channel failed to transmit the frame

## HAL-Hardware Abstraction Layers

### 2.3.2.6.2.2 void\* osBioChannelRx ( bio\_channel\_t \* *bio\_ch* )

This function returns a pointer to a received frame.

Parameters

in	<i>bio_ch</i>	- Pointer to a valid BIO channel returned by <a href="#">osBioChannelOpen()</a>
----	---------------	---

Return values

<i>Pointer</i>	to a received frame (actually a pointer to an <a href="#">os_frame_t</a> structure).
<i>NULL</i>	if no frames are available on the channel

#### 2.3.2.6.2.3 **os\_status osBioDeviceCtrl ( bio\_dev\_handle *bio\_handle*, uint32\_t *command*, void \* *param* )**

Performs control commands on a device.

Parameters

in	<i>bio_handle</i>	- BIO device handle returned by <a href="#">osBioDeviceOpen()</a>
in	<i>command</i>	- Command code - see <a href="#">BIO Control Commands</a>
in	<i>param</i>	- Command parameter, command specific

Return values

<i>OS_SUCCESS</i>	if command was executed properly
<i>OS_ERR_COMMAND_↔ UNSUPPORTED</i>	if command is unsupported

Returns

Error status, encoded in `os_error.h`, if the underlying LLD device failed to execute the command

#### 2.3.2.6.2.4 **os\_status osBioChannelCtrl ( bio\_channel\_t \* *bio\_ch*, uint32\_t *command*, void \* *param* )**

Performs control commands on a channel.

Parameters

in	<i>bio_ch</i>	- Pointer to a valid BIO channel returned by <a href="#">osBioChannelOpen()</a>
in	<i>command</i>	- Command code - see <a href="#">BIO Control Commands</a>
in	<i>param</i>	- Command parameter, command specific

## HAL-Hardware Abstraction Layers

Return values

<i>OS_SUCCESS</i>	if command was executed properly
<i>OS_ERR_COMMAND_</i> ↔ <i>INVALID</i>	if <a href="#">BIO_READ</a> command was called on a <a href="#">BIO_WRITE</a> channel, or vice versa

Returns

Error status, encoded in `os_error.h`, if the underlying LLD channel failed to execute the command

### 2.3.3 COP-Co-Processor Module API

#### 2.3.3.1 Overview

Co-Processors routines, defines, enumerations and API

#### Modules

- [COP Initialization API](#)
- [COP Runtime API](#)

#### Data Structures

- struct [cop\\_job\\_handle](#)
- struct [cop\\_dev\\_open\\_params\\_t](#)
- struct [cop\\_ch\\_open\\_params\\_t](#)
- struct [cop\\_interface\\_stat\\_t](#)

#### Macros

- #define [MAX\\_NUM\\_OF\\_CHANNELS](#) 16

#### Typedefs

- typedef void \* [cop\\_dev\\_handle](#)
- typedef void \* [cop\\_job\\_id](#)
- typedef void(\* [os\\_cop\\_callback](#))(void \*job\_handle, void \*param)
- typedef void(\* [os\\_cop\\_error](#))(void \*param)
- typedef void \* [cop\\_channel\\_t](#)

#### COP Channel Modes

When opening a channel, the application has to specify whether it is `#COP_CH_REAP` or `#COP_CH_DISPATCH` or both.

Channels start as automatically being enabled

- #define COP\_CH\_REAP 0x1
- #define COP\_CH\_DISPATCH 0x2
- #define COP\_CH\_SHARED\_DELETED 0x4

## COP Control Commands

Used in osCopDeviceCtrl() and osCopChannelCtrl()

- #define COP\_LLD\_COMMAND 0x01000000
- #define COP\_NON\_BLOCKING\_COMMAND 0x02000000
- #define COP\_CHANNEL\_DISABLE (0x00000001 | COP\_LLD\_COMMAND)
- #define COP\_CHANNEL\_ENABLE (0x00000002 | COP\_LLD\_COMMAND)
- #define COP\_CHANNEL\_STAT\_GET (0x0000000F | COP\_LLD\_COMMAND)
- #define COP\_CHANNEL\_POLL (0x0000000E | COP\_LLD\_COMMAND)
- #define COP\_DEVICE\_RESET (0x00000001 | COP\_LLD\_COMMAND)
- #define COP\_DEVICE\_STAT\_GET (0x00000002)
- #define COP\_DEVICE\_DISPATCHER\_SET (0x00000003)
- #define COP\_DEVICE\_ISR\_SET (0x00000004 | COP\_LLD\_COMMAND)
- #define COP\_CHANNEL\_CALLBACK\_SET (0x00000005)
- #define COP\_CHANNEL\_CALLBACK\_REMOVE (0x00000006)

### 2.3.3.2 Data Structure Documentation

#### 2.3.3.2.1 struct cop\_job\_handle

COP job descriptor.

The application creates a NULL terminated linked list of such descriptors and calls [osCopChannelDispatch\(\)](#) to send them to be executed.

Warning

The linked list of jobs must be created on the heap. Placing in on the stack may cause memory corruption

#### Data Fields

- `cop_job_id` `job_id`
- `void *` `device_specific`
- `struct cop_job_handle_s *` `next`

#### 2.3.3.2.1.1 Field Documentation

##### 2.3.3.2.1.1 `cop_job_id` `cop_job_handle::job_id`

Used by the application to identify finished jobs.

## HAL-Hardware Abstraction Layers

### 2.3.3.2.1.1.2 **void\* cop\_job\_handle::device\_specific**

LLD specific job parameters.

### 2.3.3.2.1.1.3 **struct cop\_job\_handle\_s\* cop\_job\_handle::next**

Pointer to the next job or NULL to indicate the last job.

### 2.3.3.2.2 **struct cop\_dev\_open\_params\_t**

COP device configuration parameters.

This structure is passed to [osCopDeviceOpen\(\)](#) and defines some of the device parameters that the COP requires. The structure also contains a pointer to LLD-specific parameters. This pointer is passed to the LLD as it is.

#### Data Fields

- [os\\_cop\\_callback dispatch\\_callback](#)
- [os\\_cop\\_error error\\_callback](#)
- void \* [lld\\_params](#)
- uint8\_t [max\\_num\\_of\\_channels](#)

### 2.3.3.2.2.1 Field Documentation

#### 2.3.3.2.2.1.1 **os\_cop\_callback cop\_dev\_open\_params\_t::dispatch\_callback**

Application's dispatch callback function by the COP module.

#### 2.3.3.2.2.1.2 **os\_cop\_error cop\_dev\_open\_params\_t::error\_callback**

Application's callback for errors.

#### 2.3.3.2.2.1.3 **void\* cop\_dev\_open\_params\_t::lld\_params**

LLD parameters for device open.

#### 2.3.3.2.2.1.4 **uint8\_t cop\_dev\_open\_params\_t::max\_num\_of\_channels**

Max number of channels allowed on device.

### 2.3.3.2.3 **struct cop\_ch\_open\_params\_t**

COP channel configuration parameters.

This structure is passed to [osCopChannelOpen\(\)](#) and defines some of the channel parameters that the COP requires. The structure also contains a pointer to LLD-specific parameters. This pointer is passed to the LLD as it is.

## Data Fields

- `uint16_t channel_num`
- `uint16_t num_jobs`
- `void * callback_parameter`
- `void * error_callback_parameter`
- `void * lld_params`
- `os_mem_type heap`

### 2.3.3.2.3.1 Field Documentation

#### 2.3.3.2.3.1.1 `uint16_t cop_ch_open_params_t::channel_num`

Channel number.

#### 2.3.3.2.3.1.2 `uint16_t cop_ch_open_params_t::num_jobs`

Number of jobs channel can handle.

#### 2.3.3.2.3.1.3 `void* cop_ch_open_params_t::callback_parameter`

Application's parameter for the data callbacks from this channel.

#### 2.3.3.2.3.1.4 `void* cop_ch_open_params_t::error_callback_parameter`

Application's parameter for the error callbacks from this channel.

#### 2.3.3.2.3.1.5 `void* cop_ch_open_params_t::lld_params`

LLD-specific channel parameters.

#### 2.3.3.2.3.1.6 `os_mem_type cop_ch_open_params_t::heap`

Heap from which to allocate the channel structure.

### 2.3.3.2.4 `struct cop_interface_stat_t`

COP interface statistics.

## Data Fields

- `uint32_t dispatched_jobs`
- `uint32_t reaped_jobs`
- `uint32_t failed_jobs`

### 2.3.3.2.4.1 Field Documentation

#### 2.3.3.2.4.1.1 `uint32_t cop_interface_stat_t::dispatched_jobs`

Number of dispatched jobs.

## HAL-Hardware Abstraction Layers

### 2.3.3.2.4.1.2 `uint32_t cop_interface_stat_t::reaped_jobs`

Number of reaped jobs.

### 2.3.3.2.4.1.3 `uint32_t cop_interface_stat_t::failed_jobs`

Number of failed jobs.

## 2.3.3.3 Macro Definition Documentation

### 2.3.3.3.1 `#define MAX_NUM_OF_CHANNELS 16`

Defines a maximum number of channel allowed to be opened on a COP device.

### 2.3.3.3.2 `#define COP_CH_REAP 0x1`

The channel can reap jobs after the co-processor finishes executing them.

### 2.3.3.3.3 `#define COP_CH_DISPATCH 0x2`

The channel can send jobs for the co-processor to execute.

### 2.3.3.3.4 `#define COP_CH_SHARED_DELETED 0x4`

The channel can send jobs for the co-processor to execute.

### 2.3.3.3.5 `#define COP_LLD_COMMAND 0x01000000`

Defines a command that will be handled by the Low Level Driver.

### 2.3.3.3.6 `#define COP_NON_BLOCKING_COMMAND 0x02000000`

Defines a command that will be non-blocking.

### 2.3.3.3.7 `#define COP_CHANNEL_DISABLE (0x00000001 | COP_LLD_COMMAND)`

Disable a channel from processing more jobs.

### 2.3.3.3.8 `#define COP_CHANNEL_ENABLE (0x00000002 | COP_LLD_COMMAND)`

Enable a channel to process jobs.

**2.3.3.3.9 #define COP\_CHANNEL\_STAT\_GET (0x0000000F | COP\_LLD\_COMMAND)**

Read the LLD statistics for the channel.

**2.3.3.3.10 #define COP\_CHANNEL\_POLL (0x0000000E | COP\_LLD\_COMMAND)**

Poll the LLD channel for jobs that are ready for reaping.

**2.3.3.3.11 #define COP\_DEVICE\_RESET (0x00000001 | COP\_LLD\_COMMAND)**

Reset the LLD device.

**2.3.3.3.12 #define COP\_DEVICE\_STAT\_GET (0x00000002)**

Read the statistics for the COP device.

**2.3.3.3.13 #define COP\_DEVICE\_DISPATCHER\_SET (0x00000003)**

Set the function to be called by [osCopChannelDispatch\(\)](#) in order to send jobs to the LLD.

This function may only be set once, generally by the OS

**2.3.3.3.14 #define COP\_DEVICE\_ISR\_SET (0x00000004 | COP\_LLD\_COMMAND)**

Set the function to be called by the LLD when the co-processor indicates that a job is finished executing.

This function may only be set once, generally by the OS

**2.3.3.3.15 #define COP\_CHANNEL\_CALLBACK\_SET (0x00000005)**

Set a channel specific callback function, thus overriding the use of the device callback on the specified channel.

**2.3.3.3.16 #define COP\_CHANNEL\_CALLBACK\_REMOVE (0x00000006)**

Remove a channel specific callback function, thus restoring the use of the device callback on the specified channel.

## HAL-Hardware Abstraction Layers

### 2.3.3.4 Typedef Documentation

#### 2.3.3.4.1 **typedef void\* cop\_dev\_handle**

COP device handle - passed as parameter to all device functions.

#### 2.3.3.4.2 **typedef void\* cop\_job\_id**

COP job ID - a parameter to the job descriptor.

#### 2.3.3.4.3 **typedef void(\* os\_cop\_callback)(void \*job\_handle, void \*param)**

COP Channel callback function typedef.

This function is called by the COP Module when the LLD indicates that a job(s) is ready for the application  
- i.e. the co-processor finished execution

#### 2.3.3.4.4 **typedef void(\* os\_cop\_error)(void \*param)**

COP error callback function typedef.

#### 2.3.3.4.5 **typedef void\* cop\_channel\_t**

COP Channel handle - passed as parameter to all Channel's functions.

### 2.3.3.5 COP Initialization API

#### 2.3.3.5.1 Overview

COP upper layer API for the application initialization stage

### Functions

- [`cop\_dev\_handle osCopDeviceOpen \(char \*device\_name, cop\_dev\_open\_params\_t \*dev\_open\_params\)`](#)
- [`os\_status osCopDeviceClose \(cop\_dev\_handle deviceHandle\)`](#)
- [`os\_status osCopChannelOpen \(cop\_dev\_handle cop\_handle, cop\_channel\_t \*cop\_ch, cop\_ch\_open\_params\_t \*ch\_open\_params\)`](#)
- [`os\_status osCopSharedChannelOpen \(cop\_dev\_handle cop\_handle, cop\_channel\_t \*cop\_ch, cop\_ch\_open\_params\_t \*ch\_open\_params, int mode, os\_queue\_handle queue\)`](#)
- [`os\_status osCopChannelClose \(cop\_channel\_t cop\_ch\)`](#)
- [`os\_status osCopSharedChannelClose \(cop\_channel\_t cop\_ch\)`](#)

### 2.3.3.5.2 Function Documentation

#### 2.3.3.5.2.1 `cop_dev_handle osCopDeviceOpen ( char * device_name, cop_dev_open_params_t * dev_open_params )`

Opens a COP device for operation using the given parameters.

Parameters

in	<i>device_name</i>	- The name of the device.
in	<i>dev_open_params</i>	- Device parameters for use by both COP and LLD, or NULL to use the default device parameters.

Returns

A COP device handle if the device was opened successfully  
NULL if the device failed to open

#### 2.3.3.5.2.2 `os_status osCopDeviceClose ( cop_dev_handle deviceHandle )`

Closes an opened COP device.

Parameters

in	<i>deviceHandle</i>	- A COP device handle to close
----	---------------------	--------------------------------

Return values

<i>OS_SUCCESS</i>	if channel was opened successfully
<i>OS_FAIL</i>	if the underlying LLD channel failed to open properly

Returns

Error status, encoded in os\_error.h, for other errors

#### 2.3.3.5.2.3 `os_status osCopChannelOpen ( cop_dev_handle cop_handle, cop_channel_t * cop_ch, cop_ch_open_params_t * ch_open_params )`

Opens a channel of a COP device using the given parameters.

## HAL-Hardware Abstraction Layers

Parameters

in	<i>cop_handle</i>	- COP device handle, <a href="#">osCopDeviceOpen()</a> returns this handle.
out	<i>cop_ch</i>	- Pointer to a COP channel structure.
in	<i>ch_open_&lt;→ params</i>	- Channel parameters.

Return values

<i>OS_SUCCESS</i>	if channel was opened successfully
<i>OS_FAIL</i>	if the underlying LLD channel failed to open properly

Returns

Error status, encoded in os\_error.h, for other errors

**2.3.3.5.2.4 `os_status osCopSharedChannelOpen ( cop_dev_handle cop_handle, cop_channel_t * cop_ch, cop_ch_open_params_t * ch_open_params, int mode, os_queue_handle queue )`**

Opens a shared channel of a COP device using the given parameters

A COP shared channel is one that can be dispatched to from one core and reaped by another (or the same one).

Parameters

in	<i>cop_handle</i>	- COP device handle, <a href="#">osCopDeviceOpen()</a> returns this handle.
out	<i>cop_ch</i>	- Pointer to a COP channel structure.
in	<i>ch_open_&lt;→ params</i>	- Channel parameters.
in	<i>mode</i>	- Channel mode ( <a href="#">COP_CH_REAP</a> or <a href="#">COP_CH_DISPATCH</a> )
out	<i>queue</i>	- Pointer to a created queue handle; if mode isn't ( <a href="#">COP_CH_REAP</a>   <a href="#">COP_CH_DISPATCH</a> ) - must be a shared queue

Return values

<i>OS_SUCCESS</i>	if channel was opened successfully
<i>OS_FAIL</i>	if the underlying LLD channel failed to open properly

Returns

Error status, encoded in os\_error.h, for other errors

**2.3.3.5.2.5 os\_status osCopChannelClose ( cop\_channel\_t *cop\_ch* )**

Closes an open channel of a COP device.

## HAL-Hardware Abstraction Layers

Parameters

in	<i>cop_ch</i>	- Pointer to a valid COP channel, <a href="#">osCopChannelOpen()</a> returns this pointer.
----	---------------	--

Return values

<i>OS_SUCCESS</i>	if channel was closed successfully
-------------------	------------------------------------

Returns

Error status, encoded in os\_error.h, for other errors

### 2.3.3.5.2.6 **os\_status osCopSharedChannelClose ( cop\_channel\_t cop\_ch )**

Closes an open channel of a COP device.

Parameters

in	<i>cop_ch</i>	- Pointer to a valid COP channel, <a href="#">osCopChannelOpen()</a> returns this pointer.
----	---------------	--

Return values

<i>OS_SUCCESS</i>	if channel was closed successfully
-------------------	------------------------------------

Returns

Error status, encoded in os\_error.h, for other errors

## 2.3.3.6 COP Runtime API

### 2.3.3.6.1 Overview

COP upper layer API for the application runtime stage

#### Functions

- [os\\_status osCopDeviceCtrl \(cop\\_dev\\_handle cop\\_handle, uint32\\_t command, void \\*param\)](#)
- [os\\_status osCopChannelCtrl \(cop\\_channel\\_t \\*cop\\_ch, uint32\\_t command, void \\*param\)](#)
- [os\\_status osCopChannelDispatch \(cop\\_channel\\_t \\*cop\\_ch, cop\\_job\\_handle \\*jobs, int \\*num\\_jobs\)](#)

### 2.3.3.6.2 Function Documentation

#### 2.3.3.6.2.1 **os\_status osCopDeviceCtrl ( cop\_dev\_handle *cop\_handle*, uint32\_t *command*, void \* *param* )**

Performs control commands on a device.

## HAL-Hardware Abstraction Layers

Parameters

in	<i>cop_handle</i>	- COP device handle returned by <a href="#">osCopDeviceOpen()</a>
in	<i>command</i>	- Command code - see <a href="#">COP Control Commands</a>
in	<i>param</i>	- Command parameter, command specific

Return values

<i>OS_SUCCESS</i>	if command was executed properly
<i>OS_ERR_COMMAND_→ UNSUPPORTED</i>	if command is unsupported
<i>OS_ERR_ALREADY_C→ REATED</i>	if calling with <a href="#">COP_DEVICE_DISPATCHER_SET</a> and there already is a dispatcher for the device

Returns

Error status, encoded in os\_error.h, if the underlying LLD device failed to execute the command

### 2.3.3.6.2.2 **os\_status osCopChannelCtrl ( cop\_channel\_t \* *cop\_ch*, uint32\_t *command*, void \* *param* )**

Performs control commands on a channel.

Parameters

in	<i>cop_ch</i>	- COP device handle returned by <a href="#">osCopDeviceOpen()</a>
in	<i>command</i>	- Command code - see <a href="#">COP Control Commands</a>
in	<i>param</i>	- Command parameter, command specific

Return values

<i>OS_SUCCESS</i>	if command was executed properly
<i>OS_ERR_COMMAND_→ UNSUPPORTED</i>	if command is unsupported

Returns

Error status, encoded in os\_error.h, if the underlying LLD device failed to execute the command

### 2.3.3.6.2.3 **os\_status osCopChannelDispatch ( cop\_channel\_t \* *cop\_ch*, cop\_job\_handle \* *jobs*, int \* *num\_jobs* )**

Dispatches a job(s) to a channel.

This channel takes a NULL terminated link list of jobs ([cop\\_job\\_handle](#)) and sends it the channel for execution

## Parameters

in	<i>cop_ch</i>	- Pointer to a valid COP channel, <a href="#">osCopChannelOpen()</a> returns this pointer.
in	<i>jobs</i>	- Pointer to the head of a NULL terminated link list of jobs
in	<i>num_jobs</i>	- Number of jobs in the linked list

## Return values

<i>OS_SUCCESS</i>	if the jobs were dispatched successfully
-------------------	--

## Returns

Error status, encoded in `os_error.h`, if there was an error in dispatching the jobs

## 2.3.4 CIO-Character I/O Module API

### 2.3.4.1 Overview

Character I/O routines, defines, enumerations and API

## Modules

- [CIO Initialization API](#)
- [CIO Runtime API](#)

## Data Structures

- struct [cio\\_ch\\_open\\_params\\_t](#)
- struct [cio\\_channel\\_t](#)

## TypeDefs

- `typedef void * cio_dev_handle`

## CIO Channel Modes

When opening a channel, the application has to specify whether it is `#CIO_READ` or `#CIO_WRITE`.

In addition, a channel may be opened as [CIO\\_ACTIVE](#) or else be activated later.

- `#define CIO_READ 0x1`
- `#define CIO_WRITE 0x2`
- `#define CIO_ACTIVE 0x4`

## HAL-Hardware Abstraction Layers

### CIO Control Commands

Used in `osCioDeviceCtrl()` and `osCioChannelCtrl()`

- `#define CIO_LLD_COMMAND 0x40000000`
- `#define CIO_COMMAND_WRITE 0x20000000`
- `#define CIO_COMMAND_READ 0x10000000`
- `#define CIO_CHANNEL_TX_ENABLE (0x00000001 | CIO_LLD_COMMAND | CIO_COMMAND_WRITE)`
- `#define CIO_CHANNEL_RX_ENABLE (0x00000002 | CIO_LLD_COMMAND | CIO_COMMAND_READ)`
- `#define CIO_CHANNEL_TX_DISABLE (0x00000003 | CIO_LLD_COMMAND | CIO_COMMAND_WRITE)`
- `#define CIO_CHANNEL_RX_DISABLE (0x00000004 | CIO_LLD_COMMAND | CIO_COMMAND_READ)`
- `#define CIO_DEVICE_TX_ENABLE (0x00000001 | CIO_LLD_COMMAND | CIO_COMMAND_WRITE)`
- `#define CIO_DEVICE_RX_ENABLE (0x00000002 | CIO_LLD_COMMAND | CIO_COMMAND_READ)`
- `#define CIO_DEVICE_TX_DISABLE (0x00000003 | CIO_LLD_COMMAND | CIO_COMMAND_WRITE)`
- `#define CIO_DEVICE_RX_DISABLE (0x00000004 | CIO_LLD_COMMAND | CIO_COMMAND_READ)`

#### 2.3.4.2 Data Structure Documentation

##### 2.3.4.2.1 `struct cio_ch_open_params_t`

CIO channel configuration parameters.

This structure is passed to `osCioChannelOpen()` and defines some of the channel parameters that the CIO requires. The structure also contains a pointer to LLD-specific parameters. This pointer is passed to the LLD as it is.

#### Data Fields

- `uint16_t channel_num`
- `uint8_t * data_base`
- `uint16_t data_size`
- `void * lld_params`
- `void(* cb_tx_rx )(void *ch, uint16_t size)`
- `void * cb_parameter`

##### 2.3.4.2.1.1 Field Documentation

###### 2.3.4.2.1.1.1 `uint16_t cio_ch_open_params_t::channel_num`

Channel number.

**2.3.4.2.1.1.2 uint8\_t\* cio\_ch\_open\_params\_t::data\_base**

Character serializing buffer base address.

**2.3.4.2.1.1.3 uint16\_t cio\_ch\_open\_params\_t::data\_size**

Character serializing buffer size (in bytes).

**2.3.4.2.1.1.4 void\* cio\_ch\_open\_params\_t::lld\_params**

LLD-specific channel parameters.

**2.3.4.2.1.1.5 void(\* cio\_ch\_open\_params\_t::cb\_tx\_rx)(void \*ch, uint16\_t size)**

Application callback for transmit or receive.

**2.3.4.2.1.1.6 void\* cio\_ch\_open\_params\_t::cb\_parameter**

Application callback parameter.

**2.3.4.2.2 struct cio\_channel\_t**

CIO channel internal structure.

This structure is exposed to the application layer to let the application allocate memory for the channels in a convenient way. The application should not change any field in this structure.

Warning

This structure is declared publicly to enable allocating enough memory for it by the application.  
Users are prohibited from directly accessing the structure.

**Data Fields**

- uint32\_t status
- uint8\_t \* data\_base
- uint8\_t \* data\_end
- uint8\_t \* data\_current
- uint8\_t \* data\_current\_free
- uint8\_t \* data\_next
- void \* cb\_parameter
- uint16\_t borrow\_right
- uint16\_t available\_size
- uint16\_t max\_size
- void(\* cb\_tx\_rx )(void \*ch, uint16\_t size)
- void \* lld\_ch
- void \* cio\_interf
- uint8\_t channel\_type

## HAL-Hardware Abstraction Layers

### 2.3.4.2.2.1 Field Documentation

#### 2.3.4.2.2.1.1 `uint32_t cio_channel_t::status`

The channel's status.

#### 2.3.4.2.2.1.2 `uint8_t* cio_channel_t::data_base`

Data base pointer.

#### 2.3.4.2.2.1.3 `uint8_t* cio_channel_t::data_end`

Data end pointer.

#### 2.3.4.2.2.1.4 `uint8_t* cio_channel_t::data_current`

Pointer to data currently transmitted/received.

#### 2.3.4.2.2.1.5 `uint8_t* cio_channel_t::data_current_free`

Pointer to unused (free) data.

#### 2.3.4.2.2.1.6 `uint8_t* cio_channel_t::data_next`

Pointer to next byte for allocation by application (Tx) or device (Rx).

#### 2.3.4.2.2.1.7 `void* cio_channel_t::cb_parameter`

Application's parameter for the callback.

#### 2.3.4.2.2.1.8 `uint16_t cio_channel_t::borrow_right`

Current reserved size at buffer end.

#### 2.3.4.2.2.1.9 `uint16_t cio_channel_t::available_size`

Current available data size.

#### 2.3.4.2.2.1.10 `uint16_t cio_channel_t::max_size`

Maximum data size.

#### 2.3.4.2.2.1.11 `void(* cio_channel_t::cb_tx_rx)(void *ch, uint16_t size)`

Application's callback for this channel.

#### 2.3.4.2.2.1.12 `void* cio_channel_t::lld_ch`

The matching LLD channel handle.

**2.3.4.2.2.1.13 void\* cio\_channel\_t::cio\_interf**

The channel's CIO device interface.

**2.3.4.2.2.1.14 uint8\_t cio\_channel\_t::channel\_type**

The channel's type (read or write).

**2.3.4.3 Macro Definition Documentation****2.3.4.3.1 #define CIO\_READ 0x1**

Channel is for input.

**2.3.4.3.2 #define CIO\_WRITE 0x2**

Channel is for output.

**2.3.4.3.3 #define CIO\_ACTIVE 0x4**

Channel is active.

**2.3.4.3.4 #define CIO\_LLD\_COMMAND 0x40000000**

Defines a command that will be handled by the Low Level Driver.

**2.3.4.3.5 #define CIO\_COMMAND\_WRITE 0x20000000**

Defines a command for an output channel.

**2.3.4.3.6 #define CIO\_COMMAND\_READ 0x10000000**

Defines a command for an input channel.

**2.3.4.3.7 #define CIO\_CHANNEL\_TX\_ENABLE (0x00000001 | CIO\_LLD\_COMMAND | CIO\_COMMAND\_WRITE)**

Enable an output channel.

## HAL-Hardware Abstraction Layers

**2.3.4.3.8 #define CIO\_CHANNEL\_RX\_ENABLE (0x00000002 | CIO\_LLD\_COMMAND | CIO\_COMMAND\_READ)**

Enable an input channel.

**2.3.4.3.9 #define CIO\_CHANNEL\_TX\_DISABLE (0x00000003 | CIO\_LLD\_COMMAND | CIO\_COMMAND\_WRITE)**

Disable an output channel.

**2.3.4.3.10 #define CIO\_CHANNEL\_RX\_DISABLE (0x00000004 | CIO\_LLD\_COMMAND | CIO\_COMMAND\_READ)**

Disable an input channel.

**2.3.4.3.11 #define CIO\_DEVICE\_TX\_ENABLE (0x00000001 | CIO\_LLD\_COMMAND | CIO\_COMMAND\_WRITE)**

Enable an output device.

**2.3.4.3.12 #define CIO\_DEVICE\_RX\_ENABLE (0x00000002 | CIO\_LLD\_COMMAND | CIO\_COMMAND\_READ)**

Enable an input device.

**2.3.4.3.13 #define CIO\_DEVICE\_TX\_DISABLE (0x00000003 | CIO\_LLD\_COMMAND | CIO\_COMMAND\_WRITE)**

Disable an output device.

**2.3.4.3.14 #define CIO\_DEVICE\_RX\_DISABLE (0x00000004 | CIO\_LLD\_COMMAND | CIO\_COMMAND\_READ)**

Disable an input device.

### 2.3.4.4 Typedef Documentation

**2.3.4.4.1 typedef void\* cio\_dev\_handle**

CIO device handle - passed as parameter to all device functions.

### 2.3.4.5 CIO Initialization API

#### 2.3.4.5.1 Overview

CIO upper layer API for the application initialization stage

#### Functions

- `cio_dev_handle osCioDeviceOpen (char *device_name, void *lld_params)`
- `os_status osCioChannelOpen (cio_dev_handle cio_handle, cio_channel_t *cio_ch, int mode, cio_ch_open_params_t *ch_open_params)`
- `os_status osCioChannelClose (cio_channel_t *cio_ch)`

#### 2.3.4.5.2 Function Documentation

##### 2.3.4.5.2.1 `cio_dev_handle osCioDeviceOpen ( char * device_name, void * lld_params )`

Opens a CIO device for operation using the given parameters.

###### Parameters

in	<code>device_name</code>	- The name of the device.
in	<code>lld_params</code>	- Device-specific parameters or NULL to use the default device parameters.

###### Returns

A CIO device handle if the device was opened successfully  
NULL if the device failed to open

##### 2.3.4.5.2.2 `os_status osCioChannelOpen ( cio_dev_handle cio_handle, cio_channel_t * cio_ch, int mode, cio_ch_open_params_t * ch_open_params )`

Opens a channel of a CIO device using the given parameters.

###### Parameters

in	<code>cio_handle</code>	- CIO device handle returned by <code>osCioDeviceOpen()</code>
out	<code>cio_ch</code>	- Pointer to a CIO channel structure.

## HAL-Hardware Abstraction Layers

in	<i>mode</i>	- Channel mode ( <a href="#">CIO_READ</a> , <a href="#">CIO_WRITE</a> , <a href="#">CIO_ACTIVE</a> ).
in	<i>ch_open_↔ params</i>	- Channel parameters.

Return values

<i>OS_SUCCESS</i>	if channel was opened successfully
<i>OS_FAIL</i>	if channel failed to open

### 2.3.4.5.2.3 [os\\_status osCioChannelClose \( \*cio\\_channel\\_t \\* cio\\_ch\* \)](#)

Closes an open channel of a CIO device.

Parameters

in	<i>cio_ch</i>	- Pointer to a valid CIO channel returned by <a href="#">osCioChannelOpen()</a>
----	---------------	---

Return values

<i>OS_SUCCESS</i>	if channel closed properly
-------------------	----------------------------

Returns

Error status, encoded in os\_error.h, if the underlying LLD channel failed to close properly

## 2.3.4.6 CIO Runtime API

### 2.3.4.6.1 Overview

CIO upper layer API for the application runtime stage

### Functions

- [uint8\\_t \\* osCioChannelBufferGet \( \*cio\\_channel\\_t \\*cio\\_ch, uint16\\_t size\* \)](#)
- [uint16\\_t osCioChannelTxBufferPut \( \*cio\\_channel\\_t \\*cio\\_ch\* \)](#)
- [uint8\\_t \\* osCioChannelRxBufferGet \( \*cio\\_channel\\_t \\*cio\\_ch, uint16\\_t \\*size\* \)](#)
- [void osCioChannelRxBufferFree \( \*cio\\_channel\\_t \\*cio\\_ch, uint16\\_t size\* \)](#)
- [os\\_status osCioDeviceCtrl \( \*cio\\_dev\\_handle cio\\_handle, uint32\\_t command, void \\*param\* \)](#)
- [os\\_status osCioChannelCtrl \( \*cio\\_channel\\_t \\*cio\\_ch, uint32\\_t command, void \\*param\* \)](#)

### 2.3.4.6.2 Function Documentation

#### 2.3.4.6.2.1 [uint8\\_t\\* osCioChannelBufferGet \( \*cio\\_channel\\_t \\* cio\\_ch, uint16\\_t size\* \)](#)

Call this function to obtain free buffer space.

You must call this function before transmitting or receiving (from the LLD).

## HAL-Hardware Abstraction Layers

Parameters

in	<i>cio_ch</i>	- Pointer to a valid CIO channel. <a href="#">osCioChannelOpen()</a> returns this pointer.
in	<i>size</i>	- Requested size.

Returns

Pointer to the allocated buffer.

Return values

<i>Returns</i>	NULL if memory is not available.
----------------	----------------------------------

### 2.3.4.6.2.2 uint16\_t osCioChannelTxBufferPut ( *cio\_channel\_t \* cio\_ch* )

Call this function to initiate transmission of the contents of a previously allocated buffer.

Parameters

in	<i>cio_ch</i>	- Pointer to a valid CIO channel. <a href="#">osCioChannelOpen()</a> returns this pointer.
----	---------------	--

Returns

Number of characters which were accepted for transmit by LLD.

### 2.3.4.6.2.3 uint8\_t\* osCioChannelRxBufferGet ( *cio\_channel\_t \* cio\_ch, uint16\_t \* size* )

This function returns a pointer to the received data

Parameters

in	<i>cio_ch</i>	- Pointer to a valid CIO channel. <a href="#">osCioChannelOpen()</a> returns this pointer.
out	<i>size</i>	- Pointer to number of received bytes

Returns

Pointer to the received data

Return values

<i>NULL</i>	if memory is not available.
-------------	-----------------------------

#### 2.3.4.6.2.4 void osCioChannelRxBufferFree ( *cio\_channel\_t \* cio\_ch, uint16\_t size* )

Call this function when the application is done processing the received data.

Parameters

in	<i>cio_ch</i>	- Pointer to a valid CIO channel. <a href="#">osCioChannelOpen()</a> returns this pointer.
in	<i>size</i>	- Number of bytes to free.

#### 2.3.4.6.2.5 os\_status osCioDeviceCtrl ( *cio\_dev\_handle cio\_handle, uint32\_t command, void \* param* )

Performs control commands on a device.

Parameters

in	<i>cio_handle</i>	- CIO device handle.
in	<i>command</i>	- Command code - see <a href="#">CIO Control Commands</a>
in	<i>param</i>	- Command parameter.

Return values

<i>OS_SUCCESS</i>	if command was executed properly
-------------------	----------------------------------

Returns

Error status, encoded in os\_error.h, if the underlying LLD device failed to execute the command

#### 2.3.4.6.2.6 os\_status osCioChannelCtrl ( *cio\_channel\_t \* cio\_ch, uint32\_t command, void \* param* )

Performs control commands on a channel.

Parameters

## HAL-Hardware Abstraction Layers

in	<i>cio_ch</i>	- Pointer to a valid CIO channel. <a href="#">osCioChannelOpen()</a> returns this pointer.
in	<i>command</i>	- Command code - see <a href="#">CIO Control Commands</a>
in	<i>param</i>	- Command parameter.

Return values

<i>OS_SUCCESS</i>	if command was executed properly
<i>OS_ERR_COMMAND_</i> ↔ <i>INVALID</i>	if <a href="#">CIO_READ</a> command was called on a <a href="#">CIO_WRITE</a> channel, or vice versa

Returns

Error status, encoded in `os_error.h`, if the underlying LLD channel failed to execute the command

## 2.3.5 SIO-Synchronized I/O Module API

### 2.3.5.1 Overview

Synchronized I/O routines, defines, enumerations and API

### Modules

- [SIO Initialization API](#)
- [SIO Runtime API](#)

### Data Structures

- struct [sio\\_dev\\_open\\_params\\_t](#)
- struct [sio\\_ch\\_open\\_params\\_t](#)
- struct [sio\\_channel\\_t](#)

### TypeDefs

- `typedef void * sio_dev_handle`

### SIO Channel Modes

When opening a channel, the application has to specify whether it is #SIO\_READ or #SIO\_WRITE.

In addition, a channel may be opened as [SIO\\_ACTIVE](#) or else be activated later.

- `#define SIO_READ 0x1`
- `#define SIO_WRITE 0x2`
- `#define SIO_ACTIVE 0x4`

## SIO Control Commands

Used in `osSioDeviceCtrl()` and `osSioChannelCtrl()`

- `#define SIO_LLD_COMMAND 0`
- `#define SIO_COMMAND_WRITE 0x10000000`
- `#define SIO_COMMAND_READ 0x20000000`
- `#define SIO_CHANNEL_TX_ENABLE (0x00000001 | SIO_LLD_COMMAND | SIO_COMMAND_WRITE)`
- `#define SIO_CHANNEL_RX_ENABLE (0x00000002 | SIO_LLD_COMMAND | SIO_COMMAND_READ)`
- `#define SIO_CHANNEL_TX_DISABLE (0x00000003 | SIO_LLD_COMMAND | SIO_COMMAND_WRITE)`
- `#define SIO_CHANNEL_RX_DISABLE (0x00000004 | SIO_LLD_COMMAND | SIO_COMMAND_READ)`
- `#define SIO_DEVICE_TX_ENABLE (0x00000001 | SIO_LLD_COMMAND | SIO_COMMAND_D_WRITE)`
- `#define SIO_DEVICE_RX_ENABLE (0x00000002 | SIO_LLD_COMMAND | SIO_COMMAND_D_READ)`
- `#define SIO_DEVICE_RX_TX_ENABLE (SIO_DEVICE_TX_ENABLE | SIO_COMMAND_READ)`
- `#define SIO_DEVICE_TX_DISABLE (0x00000003 | SIO_LLD_COMMAND | SIO_COMMAND_D_WRITE)`
- `#define SIO_DEVICE_RX_DISABLE (0x00000004 | SIO_LLD_COMMAND | SIO_COMMAND_D_READ)`
- `#define SIO_DEVICE_RX_INTERRUPT_STATUS (0x00000005 | SIO_LLD_COMMAND | SIO_COMMAND_READ)`

### 2.3.5.2 Data Structure Documentation

#### 2.3.5.2.1 `struct sio_dev_open_params_t`

SIO device configuration parameters.

This structure is passed to `osSioDeviceOpen()` and defines some of the device parameters that the SIO requires. The structure also contains a pointer to LLD-specific parameters. This pointer is passed to the LLD as it is.

#### Data Fields

- `void(* rx_callback )(void *param)`
- `void * rx_callback_parameter`
- `void(* tx_callback )(void *param)`
- `void * tx_callback_parameter`
- `void(* error_callback )(void *param)`
- `void * lld_params`

## HAL-Hardware Abstraction Layers

### 2.3.5.2.1.1 Field Documentation

#### 2.3.5.2.1.1.1 `void(* sio_dev_open_params_t::rx_callback)(void *param)`

Application's RX callback.

#### 2.3.5.2.1.1.2 `void* sio_dev_open_params_t::rx_callback_parameter`

Application's RX callback parameter.

#### 2.3.5.2.1.1.3 `void(* sio_dev_open_params_t::tx_callback)(void *param)`

Application's TX callback.

#### 2.3.5.2.1.1.4 `void* sio_dev_open_params_t::tx_callback_parameter`

Application's TX callback parameter.

#### 2.3.5.2.1.1.5 `void(* sio_dev_open_params_t::error_callback)(void *param)`

Currently unused.

#### 2.3.5.2.1.1.6 `void* sio_dev_open_params_t::lld_params`

LLD parameters for device open.

### 2.3.5.2.2 `struct sio_ch_open_params_t`

SIO channel configuration parameters.

This structure is passed to `osSioChannelOpen()` and defines some of the channel parameters that the SIO requires. The structure also contains a pointer to LLD-specific parameters. This pointer is passed to the LLD as it is.

#### Data Fields

- `uint16_t channel_num`
- `void *callback_parameter`
- `uint16_t num_of_buffers`
- `uint32_t buffer_size`
- `uint32_t buffer_data_size`
- `uint16_t num_of_channel_buffers`
- `uint8_t *channel_buffers_base`
- `void *lld_params`

### 2.3.5.2.2.1 Field Documentation

#### 2.3.5.2.2.1.1 `uint16_t sio_ch_open_params_t::channel_num`

Channel number.

### 2.3.5.2.2.1.2 void\* sio\_ch\_open\_params\_t::callback\_parameter

Application's parameter for the data and error callbacks; If this field is NULL, the callback shall not be called for this channel.

### 2.3.5.2.2.1.3 uint16\_t sio\_ch\_open\_params\_t::num\_of\_buffers

How many buffers are going to be used by the channel.

### 2.3.5.2.2.1.4 uint32\_t sio\_ch\_open\_params\_t::buffer\_size

The size of the complete channel buffer.

### 2.3.5.2.2.1.5 uint32\_t sio\_ch\_open\_params\_t::buffer\_data\_size

The size of the filled channel buffer.

### 2.3.5.2.2.1.6 uint16\_t sio\_ch\_open\_params\_t::num\_of\_channel\_buffers

Number of buffers for the channel use at every given point in time.

### 2.3.5.2.2.1.7 uint8\_t\* sio\_ch\_open\_params\_t::channel\_buffers\_base

Where to place the channel data; should be of size (buffer\_size \* num\_of\_buffers).

### 2.3.5.2.2.1.8 void\* sio\_ch\_open\_params\_t::lld\_params

LLD-specific channel parameters.

## 2.3.5.2.3 struct sio\_channel\_t

SIO channel internal structure.

This structure is exposed to the application layer to let the application allocate memory for the channels in a convenient way. The application should not change any field in this structure.

Warning

This structure is declared publicly to enable allocating enough memory for it by the application.  
Users are prohibited from directly accessing the structure.

## Data Fields

- void \* [sio\\_interf](#)
- void \* [callback\\_parameter](#)
- uint8\_t [status](#)
- uint8\_t [mode](#)
- uint16\_t [num\\_of\\_buffers](#)
- uint32\_t [buffer\\_size](#)
- uint32\_t [buffer\\_data\\_size](#)

## HAL-Hardware Abstraction Layers

- `uint8_t * channel_buffers_base`
- `volatile uint16_t * first_driver_buffer`
- `volatile uint16_t * last_driver_buffer`
- `void * lld_channel`
- `struct sio_channel_t * next`
- `uint16_t application_buffer`

### 2.3.5.2.3.1 Field Documentation

#### 2.3.5.2.3.1.1 `void* sio_channel_t::sio_interf`

Application's callback for data.

#### 2.3.5.2.3.1.2 `void* sio_channel_t::callback_parameter`

Application's parameter for the data and error callbacks; If this field is NULL, the callback shall not be called for this channel.

#### 2.3.5.2.3.1.3 `uint8_t sio_channel_t::status`

SIO channel status.

#### 2.3.5.2.3.1.4 `uint8_t sio_channel_t::mode`

Is this a TX or RX channel.

#### 2.3.5.2.3.1.5 `uint16_t sio_channel_t::num_of_buffers`

How many buffers are going to be used by the channel.

#### 2.3.5.2.3.1.6 `uint32_t sio_channel_t::buffer_size`

The size of the complete channel buffer; This field is used only when common\_db is NULL.

#### 2.3.5.2.3.1.7 `uint32_t sio_channel_t::buffer_data_size`

The size of the filled channel buffer; This field is used only when common\_db is NULL.

#### 2.3.5.2.3.1.8 `uint8_t* sio_channel_t::channel_buffers_base`

Where to place the channel data; Should be of size (buffer\_size \* num\_of\_buffers).

#### 2.3.5.2.3.1.9 `volatile uint16_t* sio_channel_t::first_driver_buffer`

First buffer held by LLD; if common\_driver\_buffer\_index != NULL it is used, and this field is redundant.

#### 2.3.5.2.3.1.10 `volatile uint16_t* sio_channel_t::last_driver_buffer`

Num of LLD buffers, used to calculate under run.

**2.3.5.2.3.1.11 void\* sio\_channel\_t::lld\_channel**

Used in close channel lld function.

**2.3.5.2.3.1.12 struct sio\_channel\_t\* sio\_channel\_t::next**

The next channel in the list.

**2.3.5.2.3.1.13 uint16\_t sio\_channel\_t::application\_buffer**

The next buffer for the user.

### 2.3.5.3 Macro Definition Documentation

**2.3.5.3.1 #define SIO\_READ 0x1**

Channel is for input.

**2.3.5.3.2 #define SIO\_WRITE 0x2**

Channel is for output.

**2.3.5.3.3 #define SIO\_ACTIVE 0x4**

Channel is active.

**2.3.5.3.4 #define SIO\_LLD\_COMMAND 0**

Defines a command that will be handled by the Low Level Driver.

**2.3.5.3.5 #define SIO\_COMMAND\_WRITE 0x10000000**

Defines a command for an output channel.

**2.3.5.3.6 #define SIO\_COMMAND\_READ 0x20000000**

Defines a command for an input channel.

**2.3.5.3.7 #define SIO\_CHANNEL\_TX\_ENABLE (0x00000001 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_WRITE)**

Enable an output channel.

## HAL-Hardware Abstraction Layers

**2.3.5.3.8 #define SIO\_CHANNEL\_RX\_ENABLE (0x00000002 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_READ)**

Enable an input channel.

**2.3.5.3.9 #define SIO\_CHANNEL\_TX\_DISABLE (0x00000003 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_WRITE)**

Disable an output channel.

**2.3.5.3.10 #define SIO\_CHANNEL\_RX\_DISABLE (0x00000004 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_READ)**

Disable an input channel.

**2.3.5.3.11 #define SIO\_DEVICE\_TX\_ENABLE (0x00000001 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_WRITE)**

Enable an output device.

**2.3.5.3.12 #define SIO\_DEVICE\_RX\_ENABLE (0x00000002 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_READ)**

Enable an input device.

**2.3.5.3.13 #define SIO\_DEVICE\_RX\_TX\_ENABLE (SIO\_DEVICE\_TX\_ENABLE | SIO\_COMMAND\_READ)**

Enable an input/output device.

**2.3.5.3.14 #define SIO\_DEVICE\_TX\_DISABLE (0x00000003 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_WRITE)**

Disable an output device.

**2.3.5.3.15 #define SIO\_DEVICE\_RX\_DISABLE (0x00000004 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_READ)**

Disable an input device.

**2.3.5.3.16 #define SIO\_DEVICE\_RX\_INTERRUPT\_STATUS (0x00000005 | SIO\_LLD\_COMMAND | SIO\_COMMAND\_READ)**

RX interrupt status.

#### 2.3.5.4 Typedef Documentation

##### 2.3.5.4.1 **typedef void\* sio\_dev\_handle**

SIO device handle - passed as parameter to all device functions.

#### 2.3.5.5 SIO Initialization API

##### 2.3.5.5.1 Overview

SIO upper layer API for the application initialization stage

#### Functions

- **sio\_dev\_handle osSioDeviceOpen (char \*device\_name, sio\_dev\_open\_params\_t \*dev\_open\_params)**
- **os\_status osSioChannelOpen (sio\_dev\_handle sio\_handle, sio\_channel\_t \*sio\_ch, int mode, sio\_ch\_open\_params\_t \*ch\_open\_params)**
- **os\_status osSioChannelClose (sio\_channel\_t \*sio\_ch)**

##### 2.3.5.5.2 Function Documentation

###### 2.3.5.5.2.1 **sio\_dev\_handle osSioDeviceOpen ( char \* device\_name, sio\_dev\_open\_params\_t \* dev\_open\_params )**

Opens a SIO device for operation using the given parameters.

Parameters

in	<i>device_name</i>	- The name of the device.
in	<i>dev_open_params</i>	- Device parameters for use by both SIO and LLD, or NULL to use the default device parameters.

Returns

A SIO device handle if the device was opened successfully  
NULL if the device failed to open

## HAL-Hardware Abstraction Layers

### 2.3.5.5.2.2 **os\_status osSioChannelOpen ( sio\_dev\_handle *sio\_handle*, sio\_channel\_t \* *sio\_ch*, int *mode*, sio\_ch\_open\_params\_t \* *ch\_open\_params* )**

Opens a channel of a SIO device using the given parameters.

Parameters

in	<i>sio_handle</i>	- SIO device handle returned by <a href="#">osSioDeviceOpen()</a>
out	<i>sio_ch</i>	- Pointer to a SIO channel structure.
in	<i>mode</i>	- Channel mode ( <a href="#">SIO_READ</a> , <a href="#">SIO_WRITE</a> , <a href="#">SIO_ACTIVE</a> ).
in	<i>ch_open_params</i>	- Channel parameters.

Return values

<i>OS_SUCCESS</i>	if channel was opened successfully
<i>OS_FAIL</i>	if the underlying LLD channel failed to open properly

### 2.3.5.5.2.3 **os\_status osSioChannelClose ( sio\_channel\_t \* *sio\_ch* )**

Closes an open channel of a SIO device.

Parameters

in	<i>sio_ch</i>	- Pointer to a valid SIO channel returned by <a href="#">osSioChannelOpen()</a>
----	---------------	---

Return values

<i>OS_SUCCESS</i>	if channel closed properly
-------------------	----------------------------

Returns

Error status, encoded in os\_error.h, if the underlying LLD channel failed to close properly

## 2.3.5.6 SIO Runtime API

### 2.3.5.6.1 Overview

SIO upper layer API for the application runtime stage

### Functions

- [os\\_status osSioDeviceCtrl \(sio\\_dev\\_handle \*sio\\_handle\*, uint32\\_t \*command\*, void \\*\*param\*\)](#)
- [os\\_status osSioChannelCtrl \(sio\\_channel\\_t \\*\*sio\\_ch\*, uint32\\_t \*command\*, void \\*\*param\*\)](#)
- [uint8\\_t \\* osSioBufferGet \(sio\\_channel\\_t \\*\*sio\\_ch\*, uint16\\_t \\*\*length\*\)](#)
- [os\\_status osSioBufferPut \(sio\\_channel\\_t \\*\*sio\\_ch\*\)](#)

### 2.3.5.6.2 Function Documentation

#### 2.3.5.6.2.1 **os\_status osSioDeviceCtrl ( sio\_dev\_handle *sio\_handle*, uint32\_t *command*, void \* *param* )**

Performs control commands on a device.

Parameters

in	<i>sio_handle</i>	- SIO device handle returned by <a href="#">osSioDeviceOpen()</a>
in	<i>command</i>	- Command code - see <a href="#">SIO Control Commands</a>
in	<i>param</i>	- Command parameter, command specific

Return values

<i>OS_SUCCESS</i>	if command was executed properly
<i>OS_ERR_COMMAND_</i> <i>UNSUPPORTED</i>	if command is unsupported

Returns

Error status, encoded in os\_error.h, if the underlying LLD device failed to execute the command

#### 2.3.5.6.2.2 **os\_status osSioChannelCtrl ( sio\_channel\_t \* *sio\_ch*, uint32\_t *command*, void \* *param* )**

Performs control commands on a channel.

Parameters

in	<i>sio_ch</i>	- Pointer to a valid SIO channel returned by <a href="#">osSioChannelOpen()</a>
in	<i>command</i>	- Command code - see <a href="#">SIO Control Commands</a>
in	<i>param</i>	- Command parameter, command specific

Return values

<i>OS_SUCCESS</i>	if command was executed properly
<i>OS_ERR_COMMAND_</i> <i>INVALID</i>	if <a href="#">SIO_READ</a> command was called on a <a href="#">SIO_WRITE</a> channel, or vice versa

Returns

Error status, encoded in os\_error.h, if the underlying LLD channel failed to execute the command

## HAL-Hardware Abstraction Layers

### 2.3.5.6.2.3 `uint8_t* osSioBufferGet ( sio_channel_t * sio_ch, uint16_t * length )`

Gets a valid buffer from SIO if exists, or NULL

Parameters

in	<i>sio_ch</i>	- Pointer to a valid SIO channel, <a href="#">osSioChannelOpen()</a> returns this pointer.
out	<i>length</i>	- buffer_data_size.

Return values

<i>pointer</i>	to a valid buffer
<i>NULL</i>	if no more valid buffers exist for the channel

#### 2.3.5.6.2.4 **os\_status osSioBufferPut ( sio\_channel\_t \* *sio\_ch* )**

Puts a buffer previously to the SIO channel

This function puts a buffer, obtained by calling [osSioBufferGet\(\)](#), to the SIO channel. The SIO module will put the buffers in the same order as they were given to the application

Parameters

in	<i>sio_ch</i>	- Pointer to a valid SIO channel, <a href="#">osSioChannelOpen()</a> returns this pointer.
----	---------------	--

Return values

<i>OS_SUCCESS</i>	Allways.
-------------------	----------

## 2.4 System Memory Management

### 2.4.1 Overview

Memory allocation, alignment and buffers management.

### Modules

- [MMU - Memory Management Unit API](#)
- [Memory Allocation API](#)
- [Buffers Pool Management API](#)
- [Caches Control API](#)

### Data Structures

- struct [os\\_mem\\_part\\_t](#)

## System Memory Management

### Macros

- #define **ALIGN\_SIZE**(SIZE, ALIGNMENT) (((uint32\_t)(SIZE)) + ((uint32\_t)(ALIGNMENT)) - 1) & (~(((uint32\_t)(ALIGNMENT)) - 1)))
- #define **ALIGN\_DOWN\_SIZE**(SIZE, ALIGNMENT) ((uint32\_t)(SIZE) & (~(((uint32\_t)(ALIGNMENT)) - 1)))
- #define **ALIGNABLE\_SIZE**(SIZE, ALIGNMENT) (((uint32\_t)(SIZE)) + ((uint32\_t)(ALIGNMENT)) - 1)
- #define **ALIGN\_ADDRESS**(ADDRESS, ALIGNMENT) (((((uint32\_t)(ADDRESS)) + ((uint32\_t)(ALIGNMENT)) - 1) & (~(((uint32\_t)(ALIGNMENT)) - 1)))
- #define **ALIGN\_DOWN\_ADDRESS**(ADDRESS, ALIGNMENT) ((uint32\_t)(ADDRESS) & (~(((uint32\_t)(ALIGNMENT)) - 1)))
- #define **ALIGN\_DOWN\_PHYS\_ADDRESS**(ADDRESS, ALIGNMENT) ((os\_phys\_ptr)(ADDRESS) & (~(((os\_phys\_ptr)(ALIGNMENT)) - 1)))
- #define **IS\_ALIGNED**(ADDRESS, ALIGNMENT) (!(((uint32\_t)(ADDRESS)) & ((uint32\_t)(ALIGNMENT)) - 1)))
- #define **IS\_COMPILER\_ALIGNED**(ADDRESS, ALIGNMENT) (((uint32\_t)(ADDRESS)) % ((uint32\_t)(ALIGNMENT)) == 0)
- #define **MEM\_PART\_SIZE**(NUM\_OF\_BUFFERS) **ALIGNABLE\_SIZE**((sizeof(os\_mem\_part\_t) + ((NUM\_OF\_BUFFERS) \* sizeof(os\_virt\_ptr))), **ALIGNED\_4\_BYTES**)
- #define **MEM\_PART\_DATA\_SIZE**(NUM, BUF\_SIZE, ALIGNMENT) **ALIGNABLE\_SIZE**((((NUM)\*(ALIGN\_SIZE(BUF\_SIZE, ALIGNMENT)))), ALIGNMENT)
- #define **OS\_MEM\_PRAM** OS\_MEM\_QE\_PRAM
- #define **OS\_MEM\_DDR\_LOCAL** OS\_MEM\_DDR0\_LOCAL\_CACHEABLE
- #define **OS\_MEM\_DDR\_SHARED** OS\_MEM\_DDR0\_SHARED\_NONCACHEABLE
- #define **OS\_MEM\_DDR\_SHARED\_CACHEABLE** OS\_MEM\_DDR0\_SHARED\_CACHEABLE
- #define **OS\_MEM\_DDR\_LOCAL\_NONCACHEABLE** OS\_MEM\_DDR0\_LOCAL\_NONCACHEABLE

### Enumerations

- enum **os\_mem\_type** {
 **OS\_MEM\_LOCAL\_CACHEABLE** = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEMORY\_CACHEABLE\_TYPE),
 **OS\_MEM\_LOCAL\_NONCACHEABLE** = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP),
 **OS\_MEM\_SHARED\_CACHEABLE** = (OS\_VALID\_NUM | OS\_MEMORY\_RTDSPEC\_HEAP | OS\_MEMORY\_SHARED\_TYPE | OS\_MEMORY\_CACHEABLE\_TYPE),
 **OS\_MEM\_SHARED\_NONCACHEABLE** = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEMORY\_SHARED\_TYPE),
 **OS\_MEM\_QE\_PRAM\_SHARED\_NONCACHEABLE** = (OS\_VALID\_NUM | OS\_VA\_LID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEMORY\_SHARED\_TYPE | OS\_MEMORY\_QE\_PRAM\_TYPE),
 **OS\_MEM\_MAPLE\_PRAM\_SHARED\_NONCACHEABLE** = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEMORY\_SHARED\_TYPE | OS\_MEMORY\_MAPLE\_PRAM\_TYPE),
 **OS\_MEM\_M2\_SHARED\_CACHEABLE** = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEMORY\_CACHEABLE\_TYPE | OS\_MEMORY\_SHARED\_TYPE | OS\_MEMORY\_M2\_TYPE),
 **OS\_MEM\_M3\_LOCAL\_CACHEABLE** = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEMORY\_CACHEABLE\_TYPE | OS\_MEMORY\_M3\_TYPE),
 **OS\_MEM\_M3\_LOCAL\_NONCACHEABLE** = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEMORY\_M3\_TYPE),
 **OS\_MEM\_M3\_SHARED\_NONCACHEABLE** = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP)
 }

P | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_M3\_TYPE), OS\_MEM\_M3\_SHARED\_CACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_CACHEABLE\_TYPE | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_M3\_TYPE), OS\_MEM\_DDR0\_LOCAL\_CACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_CACHEABLE\_TYPE | OS\_MEM\_DDR0\_TYPE),  
 OS\_MEM\_DDR0\_LOCAL\_NONCACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_DDR0\_TYPE), OS\_MEM\_DDR0\_SHARED\_NONCACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_DDR0\_TYPE), OS\_MEM\_DDR0\_SHARED\_CACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_CACHEABLE\_TYPE | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_DDR0\_TYPE),  
 OS\_MEM\_DDR1\_LOCAL\_CACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_CACHEABLE\_TYPE | OS\_MEM\_DDR1\_TYPE), OS\_MEM\_DDR1\_LOCAL\_NONCACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_DDR1\_TYPE), OS\_MEM\_DDR1\_SHARED\_NONCACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_DDR1\_TYPE),  
 OS\_MEM\_DDR1\_SHARED\_CACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_CACHEABLE\_TYPE | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_DDR1\_TYPE), OS\_MEM\_HET\_DDR1\_SHARED\_CACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_CACHEABLE\_TYPE | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_HET\_TYPE), OS\_MEM\_HET\_DDR0\_SHARED\_CACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_CACHEABLE\_TYPE | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_HET\_TYPE),  
 OS\_MEM\_MAPLE0\_BD\_RING\_SHARED\_NONCACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_MAPLE0\_BD\_RING\_TYPE), OS\_MEM\_MAPLE1\_BD\_RING\_SHARED\_NONCACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_MAPLE1\_BD\_RING\_TYPE), OS\_MEM\_MAPLE2\_BD\_RING\_SHARED\_NONCACHEABLE = (OS\_VALID\_NUM | OS\_SMARTDSP\_HEAP | OS\_MEM\_SHARED\_TYPE | OS\_MEM\_MAPLE2\_BD\_RING\_TYPE) }

## Memory offsets

- #define OFFSET\_0\_BYTES 0x0
- #define OFFSET\_2\_BYTES 0x2
- #define OFFSET\_4\_BYTES 0x4
- #define OFFSET\_8\_BYTES 0x8
- #define OFFSET\_16\_BYTES 0x10
- #define OFFSET\_32\_BYTES 0x20
- #define OFFSET\_64\_BYTES 0x40
- #define OFFSET\_128\_BYTES 0x80
- #define OFFSET\_256\_BYTES 0x100
- #define OFFSET\_512\_BYTES 0x200
- #define OFFSET\_1024\_BYTES 0x400
- #define OFFSET\_2048\_BYTES 0x800
- #define OFFSET\_4096\_BYTES 0x1000
- #define ALIGNED\_1\_BYTES 0x1
- #define ALIGNED\_2\_BYTES 0x2
- #define ALIGNED\_4\_BYTES 0x4

## System Memory Management

- #define ALIGNED\_8\_BYTES 0x8
- #define ALIGNED\_16\_BYTES 0x10
- #define ALIGNED\_32\_BYTES 0x20
- #define ALIGNED\_64\_BYTES 0x40
- #define ALIGNED\_128\_BYTES 0x80
- #define ALIGNED\_256\_BYTES 0x100
- #define ALIGNED\_512\_BYTES 0x200
- #define ALIGNED\_1024\_BYTES 0x400
- #define ALIGNED\_2048\_BYTES 0x800
- #define ALIGNED\_4096\_BYTES 0x1000

## Memory Type Enumeration definitions

- #define OS\_VALID\_NUM\_MASK 0xFFFF0000
- #define OS\_MEM\_FLAGS\_MASK 0x000FF000
- #define OS\_MEM\_TYPE\_MASK 0x0000001F
- #define OS\_VALID\_NUM 0xEC900000
- #define OS\_SMARTDSP\_HEAP 0x00080000
- #define OS\_MEM\_CACHEABLE\_TYPE 0x00040000
- #define OS\_MEM\_SHARED\_TYPE 0x00020000
- #define OS\_MEM\_HET\_TYPE 0x00010000
- #define OS\_MEM\_M1\_TYPE 0x00000001
- #define OS\_MEM\_M2\_TYPE 0x00000002
- #define OS\_MEM\_M3\_TYPE 0x00000003
- #define OS\_MEM\_DDR0\_TYPE 0x00000004
- #define OS\_MEM\_DDR1\_TYPE 0x00000005
- #define OS\_MEM\_QE\_PRAM\_TYPE 0x00000006
- #define OS\_MEM\_MAPLE\_PRAM\_TYPE 0x00000007
- #define OS\_MEM\_MAPLE0\_BD\_RING\_TYPE (OS\_MEM\_MAPLE\_PRAM\_TYPE | 0x00000010)
- #define OS\_MEM\_MAPLE1\_BD\_RING\_TYPE (OS\_MEM\_MAPLE\_PRAM\_TYPE | 0x00000020)
- #define OS\_MEM\_MAPLE2\_BD\_RING\_TYPE (OS\_MEM\_MAPLE\_PRAM\_TYPE | 0x00000030)

### 2.4.2 Data Structure Documentation

#### 2.4.2.1 struct os\_mem\_part\_t

Memory Management Allocation Structure.

#### Data Fields

- os\_spinlock\_handle `guard`
- volatile uint8\_t \*\* `array_addr`
- volatile int32\_t `curr_index`
- volatile uint32\_t `block_size`
- volatile uint16\_t `shared`
- volatile uint16\_t `buffer_offset`

#### 2.4.2.1.1 Field Documentation

##### 2.4.2.1.1.1 **os\_spinlock\_handle os\_mem\_part\_t::guard**

Multicore synchronization element.

##### 2.4.2.1.1.2 **volatile uint8\_t\*\* os\_mem\_part\_t::array\_addr**

Memory blocks array.

##### 2.4.2.1.1.3 **volatile int32\_t os\_mem\_part\_t::curr\_index**

Memory block index to get or free.

##### 2.4.2.1.1.4 **volatile uint32\_t os\_mem\_part\_t::block\_size**

Size of each block (in bytes).

##### 2.4.2.1.1.5 **volatile uint16\_t os\_mem\_part\_t::shared**

Shared between cores.

##### 2.4.2.1.1.6 **volatile uint16\_t os\_mem\_part\_t::buffer\_offset**

buffer space reserved for LLD

### 2.4.3 Macro Definition Documentation

#### 2.4.3.1 **#define OFFSET\_0\_BYTES 0x0**

0-bytes offset

#### 2.4.3.2 **#define OFFSET\_2\_BYTES 0x2**

2-bytes offset

#### 2.4.3.3 **#define OFFSET\_4\_BYTES 0x4**

4-bytes offset

#### 2.4.3.4 **#define OFFSET\_8\_BYTES 0x8**

8-bytes offset

## System Memory Management

### **2.4.3.5 #define OFFSET\_16\_BYTES 0x10**

16-bytes offset

### **2.4.3.6 #define OFFSET\_32\_BYTES 0x20**

32-bytes offset

### **2.4.3.7 #define OFFSET\_64\_BYTES 0x40**

64-bytes offset

### **2.4.3.8 #define OFFSET\_128\_BYTES 0x80**

128-bytes offset

### **2.4.3.9 #define OFFSET\_256\_BYTES 0x100**

256-bytes offset

### **2.4.3.10 #define OFFSET\_512\_BYTES 0x200**

512-bytes offset

### **2.4.3.11 #define OFFSET\_1024\_BYTES 0x400**

1024-bytes offset

### **2.4.3.12 #define OFFSET\_2048\_BYTES 0x800**

2048-bytes offset

### **2.4.3.13 #define OFFSET\_4096\_BYTES 0x1000**

4096-bytes offset

### **2.4.3.14 #define ALIGNED\_1\_BYTES 0x1**

1-bytes alignment

**2.4.3.15 #define ALIGNED\_2\_BYTES 0x2**

2-bytes alignment

**2.4.3.16 #define ALIGNED\_4\_BYTES 0x4**

4-bytes alignment

**2.4.3.17 #define ALIGNED\_8\_BYTES 0x8**

8-bytes alignment

**2.4.3.18 #define ALIGNED\_16\_BYTES 0x10**

16-bytes alignment

**2.4.3.19 #define ALIGNED\_32\_BYTES 0x20**

32-bytes alignment

**2.4.3.20 #define ALIGNED\_64\_BYTES 0x40**

64-bytes alignment

**2.4.3.21 #define ALIGNED\_128\_BYTES 0x80**

128-bytes alignment

**2.4.3.22 #define ALIGNED\_256\_BYTES 0x100**

256-bytes alignment

**2.4.3.23 #define ALIGNED\_512\_BYTES 0x200**

512-bytes alignment

**2.4.3.24 #define ALIGNED\_1024\_BYTES 0x400**

1024-bytes alignment

## System Memory Management

### 2.4.3.25 #define ALIGNED\_2048\_BYTES 0x800

2048-bytes alignment

### 2.4.3.26 #define ALIGNED\_4096\_BYTES 0x1000

4096-bytes alignment

### 2.4.3.27 #define ALIGN\_SIZE( SIZE, ALIGNMENT ) (((uint32\_t)(SIZE)) + ((uint32\_t)(ALIGNMENT)) - 1) & (~(((uint32\_t)(ALIGNMENT)) - 1)))

Align a given size - equivalent to ceil(SIZE,ALIGNMENT)

### 2.4.3.28 #define ALIGN\_DOWN\_SIZE( SIZE, ALIGNMENT ) ((uint32\_t)(SIZE) & (~((uint32\_t)(ALIGNMENT)) - 1)))

Align a given size to a lower aligned size - equivalent to floor(SIZE,ALIGNMENT)

### 2.4.3.29 #define ALIGNABLE\_SIZE( SIZE, ALIGNMENT ) (((uint32\_t)(SIZE)) + ((uint32\_t)(ALIGNMENT)) - 1)

Extend a given size to make it alignable.

### 2.4.3.30 #define ALIGN\_ADDRESS( ADDRESS, ALIGNMENT ) (((((uint32\_t)(ADDRESS)) + ((uint32\_t)(ALIGNMENT)) - 1) & (~(((uint32\_t)(ALIGNMENT)) - 1)))

Align a given address - equivalent to ceil(ADDRESS,ALIGNMENT)

### 2.4.3.31 #define ALIGN\_DOWN\_ADDRESS( ADDRESS, ALIGNMENT )((uint32\_t)(ADDRESS) & (~((uint32\_t)(ALIGNMENT)) - 1)))

Align a given address to a lower aligned address - equivalent to floor(ADDRESS,ALIGNMENT)

### 2.4.3.32 #define ALIGN\_DOWN\_PHYS\_ADDRESS( ADDRESS, ALIGNMENT ) ((os\_phys\_ptr)(ADDRESS) & (~((os\_phys\_ptr)(ALIGNMENT)) - 1)))

Align a given address to a lower aligned address - equivalent to floor(ADDRESS,ALIGNMENT)

**2.4.3.33 #define IS\_ALIGNED( ADDRESS, ALIGNMENT ) (!(((uint32\_t)(ADDRESS)) & ((uint32\_t)(ALIGNMENT))-1))**

Check if a given address is aligned.

**2.4.3.34 #define IS\_COMPILER\_ALIGNED( ADDRESS, ALIGNMENT ) (((uint32\_t)(ADDRESS)) % ((uint32\_t)(ALIGNMENT)) == 0)**

Check if a given address is aligned; Use it for cw\_assert()

**2.4.3.35 #define MEM\_PART\_SIZE( NUM\_OF\_BUFFERS ) ALIGNABLE\_SIZE(E(sizeof(os\_mem\_part\_t) + ((NUM\_OF\_BUFFERS) \* sizeof(os\_virt\_ptr))), ALIGNED\_4\_BYTES)**

Determines the needed memory size for a memory manager.

Use this macro to set the size of the memory space dedicated for the memory manager. This memory space should be passed as the *mem\_part* parameter to [osMemPartCreate\(\)](#). If you use a smaller size the stack will be corrupted.

**2.4.3.36 #define MEM\_PART\_DATA\_SIZE( NUM, BUF\_SIZE, ALIGNMENT ) ALIGNABLE\_SIZE(((NUM)\*(ALIGN\_SIZE(BUF\_SIZE, ALIGNMENT))), ALIGNMENT)**

Determines the needed memory size for all memory blocks.

Use this macro to set the size of the memory space dedicated for the allocated memory blocks. This memory space should be passed as the *data\_address* parameter to [osMemPartCreate\(\)](#). If you use a smaller size the stack will be corrupted.

**2.4.3.37 #define OS\_VALID\_NUM\_MASK 0xFFFF0000**

SmartDSP validity check number is encoded here.

**2.4.3.38 #define OS\_MEM\_FLAGS\_MASK 0x000FF000**

Memory flags (see below) should be encoded in these bits.

**2.4.3.39 #define OS\_MEM\_TYPE\_MASK 0x0000001F**

Memory type should be encoded in these bits.

## System Memory Management

### **2.4.3.40 #define OS\_VALID\_NUM 0xEC900000**

Used by SmartDSP code to ensure that this is a valid heap.

### **2.4.3.41 #define OS\_SMARTDSP\_HEAP 0x00080000**

Bit signifying that the heap is defined by SmartDSP OS.

### **2.4.3.42 #define OS\_MEM\_CACHEABLE\_TYPE 0x00040000**

Bit signifying that the heap is cacheable.

### **2.4.3.43 #define OS\_MEM\_SHARED\_TYPE 0x00020000**

Bit signifying that the heap is shared.

### **2.4.3.44 #define OS\_MEM\_HET\_TYPE 0x00010000**

Heap in PA DDR where SC owns memory allocator - for heterogeneous SoC only.

### **2.4.3.45 #define OS\_MEM\_M1\_TYPE 0x00000001**

Heap in M1 memory.

### **2.4.3.46 #define OS\_MEM\_M2\_TYPE 0x00000002**

Heap in M2 memory.

### **2.4.3.47 #define OS\_MEM\_M3\_TYPE 0x00000003**

Heap in M3 memory.

### **2.4.3.48 #define OS\_MEM\_DDR0\_TYPE 0x00000004**

Heap in DDR0 memory.

### **2.4.3.49 #define OS\_MEM\_DDR1\_TYPE 0x00000005**

Heap in DDR1 memory.

**2.4.3.50 #define OS\_MEM\_QE\_PRAM\_TYPE 0x00000006**

Heap in QE PRAM memory.

**2.4.3.51 #define OS\_MEM\_MAPLE\_PRAM\_TYPE 0x00000007**

Heap in MAPLE PRAM memory.

**2.4.3.52 #define OS\_MEM\_MAPLE0\_BD\_RING\_TYPE (OS\_MEM\_MAPLE\_PRAM\_TYPE  
| 0x00000010)**

Heap in MAPLE0 BD ring memory.

**2.4.3.53 #define OS\_MEM\_MAPLE1\_BD\_RING\_TYPE (OS\_MEM\_MAPLE\_PRAM\_TYPE  
| 0x00000020)**

Heap in MAPLE1 BD ring memory.

**2.4.3.54 #define OS\_MEM\_MAPLE2\_BD\_RING\_TYPE (OS\_MEM\_MAPLE\_PRAM\_TYPE  
| 0x00000030)**

Heap in MAPLE2 BD ring memory.

**2.4.3.55 #define OS\_MEM\_PRAM OS\_MEM\_QE\_PRAM**

QE parameter RAM memory.

**2.4.3.56 #define OS\_MEM\_DDR\_LOCAL OS\_MEM\_DDR0\_LOCAL\_CACHEABLE**

DDR0 local memory.

**2.4.3.57 #define OS\_MEM\_DDR\_SHARED OS\_MEM\_DDR0\_SHARED\_NONCACHEABLE**

DDR0 shared memory.

**2.4.3.58 #define OS\_MEM\_DDR\_SHARED\_CACHEABLE OS\_MEM\_DDR0\_SHARED\_CACHEABLE**

DDR0 shared cacheable memory.

## System Memory Management

### 2.4.3.59 #define OS\_MEM\_DDR\_LOCAL\_NONCACHEABLE OS\_MEM\_DDR0\_LOCAL\_← NONCACHEABLE

DDR0 local non-cacheable.

## 2.4.4 Enumeration Type Documentation

### 2.4.4.1 enum os\_mem\_type

Memory Type Enumeration.

Each heap managed by SmartDSP MUST have a unique identifier which will allow SmartDSP to differentiate it from other heaps. The *os\_mem\_type* enumeration provides identifiers for all SmartDSP defined heaps. The SmartDSP heap enumeration is split into 3 parts - "magic number", flags and memory type. Each such part has a bit mask as shown below: [OS\\_VALID\\_NUM\\_MASK](#), [OS\\_MEM\\_FLAGS\\_MASK](#) and [OS\\_MEM\\_TYPE\\_MASK](#). The "magic number" is used in order to verify the validity of a heap. The flags specify the characteristics of the heap. The memory type specifies the type of memory the heap resides in.

Warning

All heaps provided by SmartDSP will have OS\_SMARTDSP\_HEAP defined in their enumeration. In order to prevent a user defined heap's identifier from clashing with a SmartDSP identifier; the user MUST NOT define OS\_SMARTDSP\_HEAP as part of the heap identifier. All other flags are assumed to be valid in any user defined heap identifier. As such SmartDSP MAY perform checks on the heap type (cacheable, shared etc.) before performing any runtime code using the heap.

Not all heaps are supported on all architectures

Enumerator

**OS\_MEM\_LOCAL\_CACHEABLE** Local cacheable memory - This heap is required in all SmartDSP OS applications; the physical memory location is chosen by the OS based on the architecture.

**OS\_MEM\_LOCAL\_NONCACHEABLE** Local non-cacheable memory - This heap is required in most SmartDSP OS applications; the physical memory location is chosen by the OS based on the architecture.

**OS\_MEM\_SHARED\_CACHEABLE** Shared cacheable memory - This heap is required in all multicore SmartDSP OS applications; the physical memory location is chosen by the OS based on the architecture.

**OS\_MEM\_SHARED\_NONCACHEABLE** Shared non-cacheable memory - This heap is required in all multicore SmartDSP OS applications; the physical memory location is chosen by the OS based on the architecture.

**OS\_MEM\_QE\_PRAM\_SHARED\_NONCACHEABLE** QUICC Engine PRAM heap.

**OS\_MEM\_MAPLE\_PRAM\_SHARED\_NONCACHEABLE** MAPLE heap.

***OS\_MEM\_M2\_SHARED\_CACHEABLE*** Shared cacheable heap in M2 memory.

***OS\_MEM\_M3\_LOCAL\_CACHEABLE*** Local cacheable heap in M3 memory.

***OS\_MEM\_M3\_LOCAL\_NONCACHEABLE*** Local non-cacheable heap in M3 memory.

***OS\_MEM\_M3\_SHARED\_NONCACHEABLE*** Shared non-cacheable heap in M3 memory.

***OS\_MEM\_M3\_SHARED\_CACHEABLE*** Shared cacheable heap in M3 memory.

***OS\_MEM\_DDR0\_LOCAL\_CACHEABLE*** Local cacheable heap in DDR0 memory.

***OS\_MEM\_DDR0\_LOCAL\_NONCACHEABLE*** Local non-cacheable heap in DDR0 memory.

***OS\_MEM\_DDR0\_SHARED\_NONCACHEABLE*** Shared non-cacheable heap in DDR0 memory.

***OS\_MEM\_DDR0\_SHARED\_CACHEABLE*** Shared cacheable heap in DDR0 memory.

***OS\_MEM\_DDR1\_LOCAL\_CACHEABLE*** Local cacheable heap in DDR1 memory.

***OS\_MEM\_DDR1\_LOCAL\_NONCACHEABLE*** Local non-cacheable heap in DDR1 memory.

***OS\_MEM\_DDR1\_SHARED\_NONCACHEABLE*** Shared non-cacheable heap in DDR1 memory.

***OS\_MEM\_DDR1\_SHARED\_CACHEABLE*** Shared cacheable heap in DDR1 memory.

***OS\_MEM\_HET\_DDR1\_SHARED\_CACHEABLE*** Shared cacheable heap in PA DDR where S<sub>C</sub> owns memory allocator. This heap is shared for multicore devices and local for single core devices

***OS\_MEM\_HET\_DDR0\_SHARED\_CACHEABLE*** Shared cacheable heap in PA DDR where S<sub>C</sub> owns memory allocator. This heap is shared for multicore devices and local for single core devices

***OS\_MEM\_MAPLE0\_BD\_RING\_SHARED\_NONCACHEABLE*** MAPLE0 BD ring heap.

***OS\_MEM\_MAPLE1\_BD\_RING\_SHARED\_NONCACHEABLE*** MAPLE1 BD ring heap.

***OS\_MEM\_MAPLE2\_BD\_RING\_SHARED\_NONCACHEABLE*** MAPLE2 BD ring heap.

## 2.4.5 MMU - Memory Management Unit API

### 2.4.5.1 Overview

Memory Management Unit, defines, enumerations and API

The SmartDSP OS MMU module make a distinct separation between program and data aspects of the MMU

### Modules

- Data MMU API
- Program MMU API
- SC3900 MMU Initialization API
- SC3900 MMU API

### Data Structures

- struct [os\\_mmu\\_error](#)

## System Memory Management

### Macros

- #define OS\_MMU\_SYSTEM\_CONTEXT 1

### TypeDefs

- typedef uint32\_t os\_mmu\_segment\_handle

### Enumerations

- enum mmu\_memory\_t { OS\_MMU\_DATA = 0, OS\_MMU\_PROG }

### Functions

- os\_status osMmuDataSegmentFind (os\_mmu\_segment\_handle \*descriptor)
- os\_status osMmuDataSegmentCreate (os\_mmu\_segment\_handle descriptor, os\_const\_virt\_ptr virt\_addr, os\_const\_phys\_ptr phys\_addr, uint32\_t size, os\_mmu\_attr attr, void \*arch)
- os\_status osMmuDataSegmentEnable (os\_mmu\_segment\_handle descriptor, bool enable)
- os\_status osMmuDataSegmentSizeGet (os\_mmu\_segment\_handle descriptor, uint32\_t \*size)
- os\_status osMmuDataSegmentVirtBaseGet (os\_mmu\_segment\_handle descriptor, os\_virt\_ptr \*virt\_base)
- os\_status osMmuProgSegmentSizeGet (os\_mmu\_segment\_handle descriptor, uint32\_t \*size)
- os\_status osMmuProgSegmentVirtBaseGet (os\_mmu\_segment\_handle descriptor, os\_virt\_ptr \*virt\_base)
- os\_status osMmuDataVirtToPhys (os\_const\_virt\_ptr virt\_addr, os\_phys\_ptr \*phys\_addr)
- os\_status osMmuDataVirtProbe (os\_const\_virt\_ptr virt\_addr)
- os\_status osMmuDataSegmentProbe (os\_const\_virt\_ptr virt\_addr, os\_mmu\_segment\_handle \*segment\_num)
- int osMmuDataNumOfSegmentsGet ()
- int osMmuDataNumOfUsedSegmentsGet ()
- int osMmuDataMaxIdGet ()
- os\_status osMmuDataErrorDetect (struct os\_mmu\_error \*err)
- void osMmuDataErrorClear ()

#### 2.4.5.2 Data Structure Documentation

##### 2.4.5.2.1 struct os\_mmu\_error

MMU error - populated when reporting MMU exceptions.

#### Data Fields

- uint32\_t error\_address
- uint32\_t error\_pc
- uint32\_t rw\_access
- uint32\_t privilege\_level
- uint32\_t access\_width

#### 2.4.5.2.1.1 Field Documentation

##### 2.4.5.2.1.1.1 `uint32_t os_mmu_error::error_address`

violation address

##### 2.4.5.2.1.1.2 `uint32_t os_mmu_error::error_pc`

program counter that caused the exception

##### 2.4.5.2.1.1.3 `uint32_t os_mmu_error::rw_access`

read is 0, write is 1

##### 2.4.5.2.1.1.4 `uint32_t os_mmu_error::priviledge_level`

user is 0, supervisor is 1

##### 2.4.5.2.1.1.5 `uint32_t os_mmu_error::access_width`

Access Violation Width.

#### 2.4.5.3 Macro Definition Documentation

##### 2.4.5.3.1 `#define OS_MMU_SYSTEM_CONTEXT 1`

This is reserved and default ID for system context - MAY NOT BE CHANGED.

#### 2.4.5.4 Typedef Documentation

##### 2.4.5.4.1 `typedef uint32_t os_mmu_segment_handle`

MMU segment handle - passed to MMU segment API.

#### 2.4.5.5 Enumeration Type Documentation

##### 2.4.5.5.1 `enum mmu_memory_t`

MMU memory type - describes the type of memory managed.

Enumerator

`OS_MMU_DATA` Data MMU.

`OS_MMU_PROG` Program MMU.

## System Memory Management

### 2.4.5.6 Function Documentation

#### 2.4.5.6.1 os\_status osMmuDataSegmentFind ( *os\_mmu\_segment\_handle \* descriptor* )

Find a free data segment in MMU

Parameters

<i>out</i>	<i>descriptor</i>	- descriptor's pointer
------------	-------------------	------------------------

Return values

<i>OS_SUCCESS</i>	if successful
<i>OS_FAIL</i>	if not available

Warning

This function returns a free segment in MMU. There is no function that deletes the segment.

#### 2.4.5.6.2 os\_status osMmuDataSegmentCreate ( *os\_mmu\_segment\_handle descriptor,* *os\_const\_virt\_ptr virt\_addr, os\_const\_phys\_ptr phys\_addr, uint32\_t size, os\_mmu\_attr* *attr, void \* arch* )

Create data segment in MMU

This function creates new MMU data segment based on the user's configuration.

Parameters

<i>in</i>	<i>descriptor</i>	- Descriptor handle returned by <a href="#">osMmuDataSegmentFind()</a>
<i>in</i>	<i>virt_addr</i>	- Virtual base address of this segment.
<i>in</i>	<i>phys_addr</i>	- Physical base address of this segment.
<i>in</i>	<i>size</i>	- Size of this segment in bytes.
<i>in</i>	<i>attr</i>	- Attributes of the segment (arch dependant).
<i>in</i>	<i>arch</i>	- Arch specific parameters

Return values

<i>OS_SUCCESS</i>	if successful
-------------------	---------------

<i>OS_ERR_MMU_WRON<sub>G_DESC</sub></i>	if descriptor is not legal
<i>OS_ERR_MMU_WRON<sub>G_ALIGNMENT</sub></i>	if virt_addr or phys_addr alignment is illegal
<i>OS_ERR_MMU_WRON<sub>G_SIZE</sub></i>	if size is illegal
<i>OS_ERR_MMU_WRON<sub>G_BOUNDARY</sub></i>	if there are boundary crossing issues with the combination of size and virt <sub>addr</sub> or phys <sub>addr</sub>
<i>OS_ERR_MMU_DSPE<sub>ERR</sub></i>	if the MMU hardware rejected the configuration

#### 2.4.5.6.3 **os\_status osMmuDataSegmentEnable ( os\_mmu\_segment\_handle *descriptor*, bool *enable* )**

Enable a data segment in MMU

Parameters

in	<i>descriptor</i>	- descriptor's handle returned by <a href="#">osMmuDataSegmentFind()</a>
in	<i>enable</i>	- TRUE - enable, FALSE - disable

Return values

<i>OS_SUCCESS</i>	if successful
-------------------	---------------

#### 2.4.5.6.4 **os\_status osMmuDataSegmentSizeGet ( os\_mmu\_segment\_handle *descriptor*, uint32\_t \* *size* )**

Retrieve the segment size of data segment

Parameters

in	<i>descriptor</i>	- Descriptor handle returned by <a href="#">osMmuDataSegmentFind()</a> or <a href="#">osMmuDataSegmentProbe()</a>
in	<i>size</i>	- Size of this segment in bytes; used as return value.

Return values

<i>OS_SUCCESS</i>	if successful
<i>OS_FAIL</i>	if size calculation failed

## System Memory Management

### 2.4.5.6.5 **os\_status osMmuDataSegmentVirtBaseGet ( os\_mmu\_segment\_handle *descriptor*, os\_virt\_ptr \* *virt\_base* )**

Retrieve the segment virtual base of data segment

Parameters

in	<i>descriptor</i>	- Descriptor handle returned by <a href="#">osMmuDataSegmentFind()</a> or <a href="#">osMmuDataSegmentProbe()</a>
in	<i>virt_base</i>	- Virtual base of segment; used as return value.

Return values

<i>OS_SUCCESS</i>	if successful
<i>OS_FAIL</i>	if size calculation failed

### 2.4.5.6.6 **os\_status osMmuProgSegmentSizeGet ( os\_mmu\_segment\_handle *descriptor*, uint32\_t \* *size* )**

Retrieve the segment size of Program segment

Parameters

in	<i>descriptor</i>	- Descriptor handle returned by <a href="#">osMmuProgSegmentFind()</a> or <a href="#">osMmuProgSegmentProbe()</a>
in	<i>size</i>	- Size of this segment in bytes; used as return value.

Return values

<i>OS_SUCCESS</i>	if successful
<i>OS_FAIL</i>	if size calculation failed

### 2.4.5.6.7 **os\_status osMmuProgSegmentVirtBaseGet ( os\_mmu\_segment\_handle *descriptor*, os\_virt\_ptr \* *virt\_base* )**

Retrieve the segment virtual base of Program segment

Parameters

in	<i>descriptor</i>	- Descriptor handle returned by <a href="#">osMmuProgSegmentFind()</a> or <a href="#">osMmuProgSegmentProbe()</a>
in	<i>virt_base</i>	- Virtual base of segment; used as return value.

Return values

<i>OS_SUCCESS</i>	if successful
<i>OS_FAIL</i>	if size calculation failed

#### **2.4.5.6.8 [os\\_status osMmuDataVirtToPhys \( os\\_const\\_virt\\_ptr virt\\_addr, os\\_phys\\_ptr \\* phys\\_addr \)](#)**

Translate a data virtual address to the corresponding physical one

Parameters

in	<i>virt_addr</i>	- virtual address pointer
out	<i>phys_addr</i>	- pointer to a physical address pointer

Returns

*OS\_SUCCESS* if translation succeeded  
Error status, encoded in `os_error.h`, for other errors

#### **2.4.5.6.9 [os\\_status osMmuDataVirtProbe \( os\\_const\\_virt\\_ptr virt\\_addr \)](#)**

Check if a data virtual address is valid

Parameters

in	<i>virt_addr</i>	- virtual address pointer
----	------------------	---------------------------

Returns

*OS\_SUCCESS* if address is legal within existing context  
Error status, encoded in `os_error.h`, for other errors

#### **2.4.5.6.10 [os\\_status osMmuDataSegmentProbe \( os\\_const\\_virt\\_ptr virt\\_addr, os\\_mmu\\_segment\\_handle \\* segment\\_num \)](#)**

Check which MMU segment maps a given address

## System Memory Management

Returns

in	<i>virt_addr</i>	- virtual address pointer
out	<i>segment_num</i>	- segment number that maps the address

Returns

OS\_SUCCESS if address is legal within existing context  
Error status, encoded in os\_error.h, for other errors

### 2.4.5.6.11 int osMmuDataNumOfSegmentsGet( )

Get number total number data segments

Returns

number of used data segments

### 2.4.5.6.12 int osMmuDataNumOfUsedSegmentsGet( )

Get number of used data segments

Returns

number of used data segments

### 2.4.5.6.13 int osMmuDataMaxIdGet( )

Get the number of maximum data id

Returns

The highest data id supported by MMU

### 2.4.5.6.14 os\_status osMmuDataErrorDetect( struct os\_mmu\_error \*err )

Read the MMU and populate the [os\\_mmu\\_error](#) structure

## Parameters

<code>out</code>	<code>err</code>	- error structre
------------------	------------------	------------------

## Returns

Error status, encoded in os\_error.h,

**2.4.5.6.15 void osMmuDataErrorClear( )**

Clear the data MMU status

**2.4.5.7 Data MMU API****2.4.5.8 Program MMU API****2.4.5.8.1 Overview**

Program Memory Management Unit, defines, enumerations and API

**Functions**

- [`os\_status osMmuProgSegmentFind \(os\_mmu\_segment\_handle \*descriptor\)`](#)
- [`os\_status osMmuProgSegmentCreate \(os\_mmu\_segment\_handle descriptor, os\_const\_virt\_ptr virt\_addr, os\_const\_phys\_ptr phys\_addr, uint32\_t size, os\_mmu\_attr attr, void \*arch\)`](#)
- [`os\_status osMmuProgSegmentEnable \(os\_mmu\_segment\_handle descriptor, bool enable\)`](#)
- [`uint32\_t osMmuProgCurrentIDSet \(uint32\_t id\)`](#)
- [`uint32\_t osMmuProgCurrentIDGet \(\)`](#)
- [`os\_status osMmuProgVirtToPhys \(os\_const\_virt\_ptr virt\_addr, os\_phys\_ptr \*phys\_addr\)`](#)
- [`os\_status osMmuProgVirtProbe \(os\_const\_virt\_ptr virt\_addr\)`](#)
- [`os\_status osMmuProgSegmentProbe \(os\_const\_virt\_ptr virt\_addr, os\_mmu\_segment\_handle \*segment\_num\)`](#)
- [`os\_status osMmuDataGetAttr \(os\_const\_virt\_ptr virt\_addr, os\_mmu\_attr \*attr\)`](#)
- [`os\_status osMmuProgGetAttr \(os\_const\_virt\_ptr virt\_addr, os\_mmu\_attr \*attr\)`](#)
- [`int osMmuProgNumOfSegmentsGet \(\)`](#)
- [`int osMmuProgNumOfUsedSegmentsGet \(\)`](#)
- [`int osMmuProgMaxIdGet \(\)`](#)
- [`os\_status osMmuProgErrorDetect \(struct os\_mmu\_error \*err\)`](#)
- [`void osMmuProgErrorClear \(\)`](#)
- [`os\_status osMmuDataPhysToVirtManual \(os\_const\_phys\_ptr phys\_addr, os\_virt\_ptr \*virt\_addr\)`](#)

**2.4.5.8.2 Function Documentation****2.4.5.8.2.1 `os_status osMmuProgSegmentFind ( os_mmu_segment_handle * descriptor )`**

## System Memory Management

Find a free prog segment in MMU

Parameters

<i>out</i>	<i>descriptor</i>	- descriptor's pointer
------------	-------------------	------------------------

Return values

<i>OS_SUCCESS</i>	if successful
<i>OS_FAIL</i>	if not available

Warning

This function returns a free segment in MMU. There is no function that deletes the segment.

**2.4.5.8.2.2 *os\_status osMmuProgSegmentCreate ( os\_mmu\_segment\_handle descriptor, os\_const\_virt\_ptr virt\_addr, os\_const\_phys\_ptr phys\_addr, uint32\_t size, os\_mmu\_attr attr, void \* arch )***

Create prog segment in MMU

This function creates new MMU prog segment based on the user's configuration.

Parameters

<i>in</i>	<i>descriptor</i>	- Descriptor handle returned by <a href="#">osMmuProgSegmentFind()</a>
<i>in</i>	<i>virt_addr</i>	- Virtual base address of this segment.
<i>in</i>	<i>phys_addr</i>	- Physical base address of this segment.
<i>in</i>	<i>size</i>	- Size of this segment.
<i>in</i>	<i>attr</i>	- Attributes of the segment (arch dependant).
<i>in</i>	<i>arch</i>	- Arch specific parameters

Return values

<i>OS_SUCCESS</i>	if successful
<i>OS_ERR_MMU_WRON<sub>G_DESC</sub></i>	if descriptor is not legal
<i>OS_ERR_MMU_WRON<sub>G_ALIGNMENT</sub></i>	if virt_addr or phys_addr alignment is illegal
<i>OS_ERR_MMU_WRON<sub>G_SIZE</sub></i>	if size is illegal
<i>OS_ERR_MMU_WRON<sub>G_BOUNDARY</sub></i>	if there are boundary crossing issues with the combination of size and virt <sub>addr</sub> or phys <sub>addr</sub>

## System Memory Management

<i>OS_ERR_MMU_DSPE</i>	if the MMU hardware rejected the configuration
<i>_ERR</i>	

### 2.4.5.8.2.3 **os\_status osMmuProgSegmentEnable ( os\_mmu\_segment\_handle *descriptor*, bool *enable* )**

Enable a prog segment in MMU

Parameters

in	<i>descriptor</i>	- descriptor's handle returned by <a href="#">osMmuProgSegmentFind()</a>
in	<i>enable</i>	- TRUE - enable, FALSE - disable

Return values

<i>OS_SUCCESS</i>	if successful
-------------------	---------------

### 2.4.5.8.2.4 **uint32\_t osMmuProgCurrentIDSet ( uint32\_t *id* )**

Set current prog ID

Set current prog ID. Optimal use-case is when two virtual segments reside on the same addresses

Parameters

in	<i>id</i>	- ID to set
----	-----------	-------------

Returns

previous prog ID

### 2.4.5.8.2.5 **uint32\_t osMmuProgCurrentIDGet ( )**

Get current Prog ID

Returns

prog ID

### 2.4.5.8.2.6 **os\_status osMmuProgVirtToPhys ( os\_const\_virt\_ptr *virt\_addr*, os\_phys\_ptr \* *phys\_addr* )**

Translate a prog virtual address to the corresponding physical one

Parameters

in	<i>virt_addr</i>	- virtual address pointer
out	<i>phys_addr</i>	- pointer to a physical address pointer

Returns

OS\_SUCCESS if translation succeeded  
Error status, encoded in os\_error.h, for other errors

#### 2.4.5.8.2.7 **os\_status osMmuProgVirtProbe ( os\_const\_virt\_ptr *virt\_addr* )**

Check if a prog virtual address is valid

Parameters

in	<i>virt_addr</i>	- virtual address pointer
----	------------------	---------------------------

Returns

OS\_SUCCESS if address is legal within existing context  
Error status, encoded in os\_error.h, for other errors

#### 2.4.5.8.2.8 **os\_status osMmuProgSegmentProbe ( os\_const\_virt\_ptr *virt\_addr*, os\_mmu\_segment\_handle \* *segment\_num* )**

Check which MMU segment maps a given address

Parameters

in	<i>virt_addr</i>	- virtual address pointer
out	<i>segment_num</i>	- segment number that maps the address

Returns

OS\_SUCCESS if address is legal within existing context  
Error status, encoded in os\_error.h, for other errors

#### 2.4.5.8.2.9 **os\_status osMmuDataGetAttr ( os\_const\_virt\_ptr *virt\_addr*, os\_mmu\_attr \* *attr* )**

Returns the attribute of MMU data segment according to virtual address

Example: if the function returns OS\_SUCCESS, use the attr as follows: (*attr* & MMU\_DATA\_CACHEABLE\_WRITE THROUGH) to check if the segment is cacheable (sc3x00)

## System Memory Management

Parameters

in	<i>virt_addr</i>	- virtual address pointer
out	<i>attr</i>	- attributes of the segement in a form of masks. masks defined in specific arch h file should be used

Returns

OS\_SUCCESS if address is legal within existing context  
 Error status, encoded in os\_error.h, for other errors

### 2.4.5.8.2.10 **os\_status osMmuProgGetAttr ( os\_const\_virt\_ptr *virt\_addr*, os\_mmu\_attr \* *attr* )**

Returns the attribute of MMU program segement according to virtual address

Example: if the function returns OS\_SUCCESS, use the attr as follows: (*attr* & MMU\_PROG\_L2\_CA← CHEABLE) to check if the segment is cacheable (sc3x00)

Parameters

in	<i>virt_addr</i>	- virtual address pointer
out	<i>attr</i>	- attributes of the segement in a form of masks. masks defined in specific arch h file should be used

Returns

OS\_SUCCESS if address is legal within existing context  
 Error status, encoded in os\_error.h, for other errors

### 2.4.5.8.2.11 **int osMmuProgNumOfSegmentsGet ( )**

Get number total number prog segments

Returns

number of used prog segments

### 2.4.5.8.2.12 **int osMmuProgNumOfUsedSegmentsGet ( )**

Get number of used prog segments

Returns

number of used prog segments

**2.4.5.8.2.13 int osMmuProgMaxIdGet( )**

Get the number of maximum prog id

Returns

The highest prog id supported by MMU

**2.4.5.8.2.14 os\_status osMmuProgErrorDetect( struct os\_mmu\_error \* err )**

Read the MMU and populate the [os\\_mmu\\_error](#) structre

Parameters

out	<i>err</i>	- error structre
-----	------------	------------------

Returns

Error status, encoded in [os\\_error.h](#),

**2.4.5.8.2.15 void osMmuProgErrorClear( )**

Clear the data MMU status

**2.4.5.8.2.16 os\_status osMmuDataPhysToVirtManual( os\_const\_phys\_ptr *phys\_addr*, os\_virt\_ptr \* *virt\_addr* )**

Translate data physical address to virtual by manual inspection

Parameters

in	<i>phys_addr</i>	- physical address
out	<i>virt_addr</i>	- virtual address

Warning

This is an extremely slow implementation and shouldn't be used in runtime

Returns

OS\_SUCCESS if segment exists

## System Memory Management

### 2.4.5.9 SC3900 MMU Initialization API

#### 2.4.5.9.1 Overview

Memory Management Unit Initialization API

#### Data Structures

- union `sc39xx_mmu_init_params_t`

#### 2.4.5.9.2 Data Structure Documentation

##### 2.4.5.9.2.1 union `sc39xx_mmu_init_params_t`

Platform configuration parameters.

#### Data Fields

- `uint32_t m_cr`
- `uint32_t gr:1`
- `uint32_t gp:1`
- `uint32_t ge:1`
- `uint32_t ice:1`
- `uint32_t dce:1`
- `uint32_t cvae:1`
- `uint32_t soee:1`
- `uint32_t vccc:1`
- `uint32_t ncee:1`
- `uint32_t mpe:1`
- `uint32_t ate:1`
- `uint32_t eccee:1`

##### 2.4.5.9.2.1.1 Field Documentation

###### 2.4.5.9.2.1.2 `uint32_t sc39xx_mmu_init_params_t::gr`

Guarded Rewind - TRUE/FALSE enables/disables the MMU assertion to rewind to the core, when a speculative guarded read occurred.

###### 2.4.5.9.2.1.3 `uint32_t sc39xx_mmu_init_params_t::gp`

Guarded Priority in SGB - .

- When TRUE Guarded access priority is High,
- When FALSE, Guarded access priority is Low

###### 2.4.5.9.2.1.4 `uint32_t sc39xx_mmu_init_params_t::ge`

Gather Enable - TRUE/FALSE enables/disables SGB gathering function.

**2.4.5.9.2.1.5 uint32\_t sc39xx\_mmu\_init\_params\_t::ice**

Instruction Cache Enable - When TRUE, Instruction Cache is enabled.

Instruction accesses cache policy determined by relevant MMU descriptor. When FALSE, Instruction Cache is disabled overriding ICache and L2 cache policy to non-cacheable for all instruction accesses

**2.4.5.9.2.1.6 uint32\_t sc39xx\_mmu\_init\_params\_t::dce**

Data Cache Enable - When TRUE, Data Cache is enabled.

Data accesses cache policy determined by relevant MMU descriptor. When FALSE, Data Cache is disabled overriding DCache and L2 cache policy to non-cacheable for all data accesses

**2.4.5.9.2.1.7 uint32\_t sc39xx\_mmu\_init\_params\_t::cvae**

Capture Violation Address Enable - TRUE/FALSE enables/disables the capture mechanism of the violated access address.

If disabled, the MMU registers M\_PVA and M\_DVA are not updated if there is an error (power saving mode)

**2.4.5.9.2.1.8 uint32\_t sc39xx\_mmu\_init\_params\_t::soee**

Stack Overrun Error Enabled - TRUE/FALSE enables/disables precise exceptions as a result of stack related accesses that match non-stack descriptors.

**2.4.5.9.2.1.9 uint32\_t sc39xx\_mmu\_init\_params\_t::vccc**

Voluntary Cache Commands Cancel -.

- When TRUE, the MMU and CME cancel the following cache performance commands: DMALL $\leftarrow$  OC, DFETCHx
- When false, cache performance commands are enabled

**2.4.5.9.2.1.10 uint32\_t sc39xx\_mmu\_init\_params\_t::ncee**

Noncacheable Cache Commands Error Enabled - When TRUE,.

- generates precise exception on granular data cache commands to non-cacheable memory: DFLUSH, DSYNC, DINVALIDATE, DTUNLOCK, DMALLOC, DFETCHx
- generates non-precise exception on granular program cache commands to non-cacheable memory: PINVALIDATE, PUNLOCK, PFETCHx When FALSE, no exceptions are generated due to cache commands to non-cacheable memory

**2.4.5.9.2.1.11 uint32\_t sc39xx\_mmu\_init\_params\_t::mpe**

Memory Protection Enable - TRUE/FALSE enables/disables the protection-checking function in all enabled segment descriptors.

It also enables/disables the miss interrupt support on a miss access

## System Memory Management

### 2.4.5.9.2.1.12 uint32\_t sc39xx\_mmu\_init\_params\_t::ate

Address Translation Enable - TRUE/FALSE enables/disables the address translation mechanism.

### 2.4.5.9.2.1.13 uint32\_t sc39xx\_mmu\_init\_params\_t::eccee

Error Detection Code Exception Enable - TRUE/FALSE enables/disables the ECC exception.

### 2.4.5.9.2.1.14 uint32\_t sc39xx\_mmu\_init\_params\_t::m\_cr

all attributes above

## 2.4.5.10 SC3900 MMU API

### 2.4.5.10.1 Overview

SC3900 specific Program and Data MMU API

### Macros

- #define **MMU\_FIELD\_SET**(val, shift) (os\_mmu\_attr)((val) << (shift))
- #define **MMU\_ATTR\_FIELD\_SET**(reg\_shift, shift, val) (os\_mmu\_attr)(**MMU\_FIELD\_SET**((val), (shift)) << (reg\_shift))
- #define **MMU\_ATTR\_FIELD\_GET**(reg, reg\_shift, shift, mask) (os\_mmu\_attr)((uint64\_t)(reg) & **MMU\_ATTR\_FIELD\_SET**((reg\_shift), (shift), (mask))) >> (reg\_shift))
- #define **MMU\_BIT** (1)
- #define **MMU\_BIT\_SET**(bit\_num) **MMU\_FIELD\_SET**(**MMU\_BIT**, (bit\_num))
- #define **MMU\_ATTR\_BIT\_SET**(reg\_shift, bit\_num) (**MMU\_BIT\_SET**(bit\_num) << (reg\_shift))
- #define **MMU\_ATTR\_BIT\_GET**(reg, reg\_shift, bit\_num) (((uint64\_t)(reg) & **MMU\_ATTR\_FIE**  
LD\_SET((reg\_shift), (bit\_num), **MMU\_BIT**)) >> (reg\_shift))
- #define **MMU\_REGA\_SHIFT** (0)
- #define **MMU\_REGC\_SHIFT** (32)
- #define **MMU\_MAX\_TID** 0xFF
- #define **MMU\_ATTR\_GET\_PSDA**(attr) ( ((uint64\_t)(attr) & (**MMU\_ATTR\_PSDA\_MASK**)) >> (**MMU\_REGA\_SHIFT**) )
- #define **MMU\_ATTR\_GET\_PSDC**(attr) ( ((uint64\_t)(attr) & (**MMU\_ATTR\_PSDC\_MASK**)) >> (**MMU\_REGC\_SHIFT**) )
- #define **MMU\_ATTR\_GET\_DSDA**(attr) ( ((uint64\_t)(attr) & (**MMU\_ATTR\_DSDA\_MASK**)) >> (**MMU\_REGA\_SHIFT**) )
- #define **MMU\_ATTR\_GET\_DSDC**(attr) ( ((uint64\_t)(attr) & (**MMU\_ATTR\_DSDC\_MASK**)) >> (**MMU\_REGC\_SHIFT**) )
- #define **MMU\_ATTR\_GET\_MATC**(attr) ( (((uint64\_t)(attr)<<(**MMU\_REGC\_SHIFT**)) & (**MMU\_ATTR\_DSDC\_MASK**)) >> (**MMU\_REGC\_SHIFT**) )
- #define **MMU\_ATTR\_GET\_MATC**(attr) ( (((uint64\_t)(attr)<<(**MMU\_REGC\_SHIFT**)) & (**MMU\_ATTR\_DSDC\_MASK**)) >> (**MMU\_REGC\_SHIFT**) )
- #define **MMU\_PHYS\_ADDR\_LOW**(addr) ( (uint64\_t)(addr) & 0xFFFFFFFFFULL )
- #define **MMU\_PHYS\_ADDR\_HIGH**(addr) ( ( (uint64\_t)(addr) >> 32) & 0x0000000F )

## MMU Program Register Bits

These bits are used for setting the attributes of Program MMU segments

- #define MMU\_PROG\_MATT\_ENABLE MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 0)
- #define MMU\_PROG\_DEF\_XPERM\_SUPER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 2)
- #define MMU\_PROG\_DEF\_XPERM\_USER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 4)
- #define MMU\_PROG\_CACHEABLE\_REGION MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 5)
- #define MMU\_PROG\_NO\_PREFETCH MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 0)
- #define MMU\_PROG\_PREFETCH\_ON\_MISS MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 1)
- #define MMU\_PROG\_PREFETCH\_ANY MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 2)
- #define MMU\_PROG\_FLEX\_SEGMENT\_MODEL MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 10)
- #define MMU\_PROG\_PID(id) MMU\_ATTR\_FIELD\_SET(MMU\_REGC\_SHIFT, 8, id)
- #define MMU\_PROG\_L2\_PARTITION\_ID(id) MMU\_ATTR\_FIELD\_SET(MMU\_REGC\_SHIFT, 20, id)
- #define MMU\_PROG\_COHERENT MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 16)

## MMU Data Register Bits

These bits are used for setting the attributes of Data MMU segments

- #define MMU\_DATA\_MATT\_ENABLE MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 0)
- #define MMU\_DATA\_DEF\_WPERM\_SUPER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 1)
- #define MMU\_DATA\_DEF\_RPERM\_SUPER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 2)
- #define MMU\_DATA\_DEF\_WPERM\_USER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 3)
- #define MMU\_DATA\_DEF\_RPERM\_USER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 4)
- #define MMU\_DATA\_CACHEABLE\_REGION MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 5)
- #define MMU\_DATA\_WRITETHROUGH\_REGION MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 6)
- #define MMU\_DATA\_NO\_PREFETCH MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 0)
- #define MMU\_DATA\_PREFETCH\_ON\_MISS MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 1)
- #define MMU\_DATA\_PREFETCH\_ANY MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 2)
- #define MMU\_DATA\_FLEX\_SEGMENT\_MODEL MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 10)
- #define MMU\_DATA\_DID(id) MMU\_ATTR\_FIELD\_SET(MMU\_REGC\_SHIFT, 8, id)
- #define MMU\_DATA\_COHERENT MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 16)
- #define MMU\_DATA\_PERIPHERAL MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 17)
- #define MMU\_DATA\_GUARDED MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 18)
- #define MMU\_DATA\_STACK\_ENABLE MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 19)
- #define MMU\_DATA\_L2\_PARTITION\_ID(id) MMU\_ATTR\_FIELD\_SET(MMU\_REGC\_SHIFT, 20, id)

## System Memory Management

- #define M\_CR\_GE 0x000000800
- #define M\_CR\_ICE 0x000000400
- #define M\_CR\_DCE 0x000000200
- #define M\_CR\_SOEE 0x00000080
- #define M\_CR\_VCCC 0x00000040
- #define M\_CR\_VCEE 0x000000020
- #define M\_CR\_MPE 0x00000008
- #define M\_CR\_ATE 0x00000004
- #define M\_CR\_ECCEE 0x000000002
- #define M\_CR\_CMIR 0x00000001
- #define M\_DSR\_DCCV 0x00200000
- #define M\_DSR\_DAVW 0x00180000
- #define M\_DSR\_DAVD 0x000200000
- #define M\_DSR\_DMDS 0x000000000
- #define M\_DSR\_DPV 0x000000002
- #define M\_DSR\_DNAE 0x000000008
- #define M\_DSR\_DSM 0x000000001
- #define M\_DSR\_DECC 0x00000000f
- #define M\_DSR\_DRE 0x00000000e
- #define M\_DSR\_DNC 0x000000009
- #define M\_DSR\_DNCC 0x000000007
- #define M\_DSR\_DSOV 0x000000006
- #define M\_DSR\_DSAS 0x000000005
- #define M\_DSR\_DPAS 0x000000003
- #define M\_PSR\_PMSD 0x000000000
- #define M\_PSR\_PNAE 0x000000008
- #define M\_PSR\_PSM 0x000000001
- #define M\_PSR\_PECC 0x00000000f
- #define M\_PSR\_PPV 0x000000002
- #define M\_PSR\_PFE 0x00000000e
- #define M\_PSR\_PNC 0x000000009

## MMU Segment Register Masks

- #define MMU\_ATTR\_PSDA\_MASK
- #define MMU\_ATTR\_PSDC\_MASK ( MMU\_PROG\_PID(MMU\_MAX\_TID) | MMU\_PROG\_L2\_PARTITION\_ID(3) | MMU\_PROG\_COHERENT)
- #define MMU\_ATTR\_DSSA\_MASK
- #define MMU\_ATTR\_DSSC\_MASK

## SC39XX MMU defines

- #define MMU\_SC39XX\_MIN\_SIZE 0x1000
- #define MMU\_SC39XX\_MAX\_FLEX\_SIZE 0xFC0000
- #define MMU\_MATT\_ADDRESS\_MASK 0xfffff000
- #define MMU\_MATT\_ADDRESS\_EXT\_MASK 0x00000000f

## SC39XX MMU reserved MATT

- #define MMU\_DSP\_CLUSTER\_MATT 0
- #define MMU\_SYS\_STACK\_MATT 2
- #define MMU\_TASK\_STACK\_MATT 3

#### 2.4.5.10.2 Macro Definition Documentation

##### 2.4.5.10.2.1 **#define MMU\_FIELD\_SET( val, shift ) (os\_mmu\_attr)((val) << (shift))**

Set a multi-bit field in a register.

##### 2.4.5.10.2.2 **#define MMU\_ATTR\_FIELD\_SET( reg\_shift, shift, val ) (os\_mmu\_attr)(MMU\_FIELD\_SET((val), (shift)) << (reg\_shift))**

Set a multi-bit MMU attribute field.

##### 2.4.5.10.2.3 **#define MMU\_ATTR\_FIELD\_GET( reg, reg\_shift, shift, mask ) (os\_mmu\_attr)((uint64\_t)(reg) & MMU\_ATTR\_FIELD\_SET((reg\_shift), (shift), (mask))) >> (reg\_shift))**

Get a multi-bit attribute field.

##### 2.4.5.10.2.4 **#define MMU\_BIT (1)**

Single bit.

##### 2.4.5.10.2.5 **#define MMU\_BIT\_SET( bit\_num ) MMU\_FIELD\_SET(MMU\_BIT, (bit\_num))**

Set a single bit.

##### 2.4.5.10.2.6 **#define MMU\_ATTR\_BIT\_SET( reg\_shift, bit\_num ) (MMU\_BIT\_SET(bit\_num) << (reg\_shift))**

Set a single bit MMU attribute field.

##### 2.4.5.10.2.7 **#define MMU\_ATTR\_BIT\_GET( reg, reg\_shift, bit\_num ) (((uint64\_t)(reg) & MMU\_ATTR\_FIELD\_SET((reg\_shift), (bit\_num), MMU\_BIT)) >> (reg\_shift))**

Get a single bit MMU attribute field.

##### 2.4.5.10.2.8 **#define MMU\_REGA\_SHIFT (0)**

Bit shift of MMU REGA in the os\_mmu\_attr.

##### 2.4.5.10.2.9 **#define MMU\_REGC\_SHIFT (32)**

Bit shift of MMU REGC in the os\_mmu\_attr.

##### 2.4.5.10.2.10 **#define MMU\_MAX\_TID 0xFF**

Maximum supported D/PID in MMU.

## System Memory Management

**2.4.5.10.2.11 #define MMU\_PROG\_MATT\_ENABLE MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 0)**

Segment Descriptor Enable.

**2.4.5.10.2.12 #define MMU\_PROG\_DEF\_XPERM\_SUPER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 2)**

Fetch Permission For Program Accesses in Supervisor Level.

**2.4.5.10.2.13 #define MMU\_PROG\_DEF\_XPERM\_USER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 4)**

Fetch Permission For Program Accesses in User Level.

**2.4.5.10.2.14 #define MMU\_PROG\_CACHEABLE\_REGION MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 5)**

Segment is Cacheable in the ICache and L2 Cache.

**2.4.5.10.2.15 #define MMU\_PROG\_NO\_PREFETCH MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 0)**

No prefetch on segment.

**2.4.5.10.2.16 #define MMU\_PROG\_PREFETCH\_ON\_MISS MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 1)**

Prefetch after a cache miss on segment.

**2.4.5.10.2.17 #define MMU\_PROG\_PREFETCH\_ANY MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 2)**

Prefetch after a cache miss/hit on segment.

**2.4.5.10.2.18 #define MMU\_PROG\_FLEX\_SEGMENT\_MODEL MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 10)**

Indicates that the segment uses Flexible Segment Model.

**2.4.5.10.2.19 #define MMU\_PROG\_PID( id ) MMU\_ATTR\_FIELD\_SET(MMU\_REGC\_SHIFT, 8, id)**

Segment Program task ID; PID = 0 used to define shared memory and matches any PID generated by the core.

**2.4.5.10.2.20 #define MMU\_PROG\_L2\_PARTITION\_ID( id ) MMU\_ATTR\_FIELD\_SET(MMU\_REGC\_SHIFT, 20, id)**

L2 Partitioning ID.

**2.4.5.10.2.21 #define MMU\_PROG\_COHERENT MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 16)**

Program Coherent Memory Segment.

**2.4.5.10.2.22 #define MMU\_DATA\_MATT\_ENABLE MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 0)**

Segment Descriptor Enable.

**2.4.5.10.2.23 #define MMU\_DATA\_DEF\_WPERM\_SUPER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 1)**

Write Permission For Data Accesses in Supervisor Level.

**2.4.5.10.2.24 #define MMU\_DATA\_DEF\_RPERM\_SUPER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 2)**

Read Permission For Data Accesses in Supervisor Level.

**2.4.5.10.2.25 #define MMU\_DATA\_DEF\_WPERM\_USER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 3)**

Write Permission For Data Accesses in User Level.

**2.4.5.10.2.26 #define MMU\_DATA\_DEF\_RPERM\_USER MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 4)**

Read Permission For Data Accesses in User Level.

**2.4.5.10.2.27 #define MMU\_DATA\_CACHEABLE\_REGION MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 5)**

Segment is Cacheable in the DCache and L2 Cache.

**2.4.5.10.2.28 #define MMU\_DATA\_WRITETHROUGH\_REGION MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 6)**

Segment is write-through.

**2.4.5.10.2.29 #define MMU\_DATA\_NO\_PREFETCH MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 0)**

No prefetch on segment.

**2.4.5.10.2.30 #define MMU\_DATA\_PREFETCH\_ON\_MISS MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 1)**

Prefetch after a cache miss on segment.

## System Memory Management

**2.4.5.10.2.31 #define MMU\_DATA\_PREFETCH\_ANY MMU\_ATTR\_FIELD\_SET(MMU\_REGA\_SHIFT, 7, 2)**

Prefetch after a cache miss/hit on segment.

**2.4.5.10.2.32 #define MMU\_DATA\_FLEX\_SEGMENT\_MODEL MMU\_ATTR\_BIT\_SET(MMU\_REGA\_SHIFT, 10)**

Indicates that the segment uses Flexible Segment Model.

**2.4.5.10.2.33 #define MMU\_DATA\_DID( *id* ) MMU\_ATTR\_FIELD\_SET(MMU\_REGC\_SHIFT, 8, *id*)**

Segment Program task ID; DID = 0 used to define shared memory and matches any DID generated by the core.

**2.4.5.10.2.34 #define MMU\_DATA\_COHERENT MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 16)**

Data Coherent Memory Segment.

**2.4.5.10.2.35 #define MMU\_DATA\_PERIPHERAL MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 17)**

Data Peripheral Space.

**2.4.5.10.2.36 #define MMU\_DATA\_GUARDED MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 18)**

Data Guarded Segment.

**2.4.5.10.2.37 #define MMU\_DATA\_STACK\_ENABLE MMU\_ATTR\_BIT\_SET(MMU\_REGC\_SHIFT, 19)**

Stack Descriptor - Stack related accesses are permitted.

**2.4.5.10.2.38 #define MMU\_DATA\_L2\_PARTITION\_ID( *id* ) MMU\_ATTR\_FIELD\_SET(MMU\_REGC\_SHIFT, 20, *id*)**

L2 Partitioning ID.

**2.4.5.10.2.39 #define M\_CR\_GE 0x00000800**

Gather Enable.

**2.4.5.10.2.40 #define M\_CR\_ICE 0x00000400**

Instruction Cache Enable.

**2.4.5.10.2.41 #define M\_CR\_DCE 0x00000200**

Instruction Data Enable.

**2.4.5.10.2.42 #define M\_CR\_SOEE 0x00000080**

Stack Overrun Error Enabled.

**2.4.5.10.2.43 #define M\_CR\_VCCC 0x00000040**

Fetch Cache Commands Cancel.

**2.4.5.10.2.44 #define M\_CR\_VCEE 0x00000020**

Vouluntary Cache Commands Error Enabled.

**2.4.5.10.2.45 #define M\_CR\_MPE 0x00000008**

Memory Protection Enable.

**2.4.5.10.2.46 #define M\_CR\_ATE 0x00000004**

Address Translation Enable.

**2.4.5.10.2.47 #define M\_CR\_ECCEE 0x00000002**

Error Detection Code Exception Enable.

**2.4.5.10.2.48 #define M\_CR\_CMIR 0x00000001**

Clear MMU Interrupt Request.

**2.4.5.10.2.49 #define M\_DSR\_DCCV 0x00200000**

Data Cache Command Violation.

**2.4.5.10.2.50 #define M\_DSR\_DAVW 0x00180000**

Data Access Violation Width.

**2.4.5.10.2.51 #define M\_DSR\_DAVD 0x00020000**

Data Access Violation Direction.

**2.4.5.10.2.52 #define M\_DSR\_DMSD 0x00000000**

Data Multiple Segment Descriptor Hit.

**2.4.5.10.2.53 #define M\_DSR\_DPV 0x00000002**

Data Permission Violation.

## System Memory Management

### **2.4.5.10.2.54 #define M\_DSR\_DNAE 0x00000008**

Data Non-aligned Access Error.

### **2.4.5.10.2.55 #define M\_DSR\_DSM 0x00000001**

Data Segment Miss.

### **2.4.5.10.2.56 #define M\_DSR\_DECC 0x0000000f**

Data ECC Error.

### **2.4.5.10.2.57 #define M\_DSR\_DRE 0x0000000e**

Data Read Error.

### **2.4.5.10.2.58 #define M\_DSR\_DNC 0x00000009**

NC hit.

### **2.4.5.10.2.59 #define M\_DSR\_DNCC 0x00000007**

Noncacheable Cache Command.

### **2.4.5.10.2.60 #define M\_DSR\_DSOV 0x00000006**

Stack Overrun Violation.

### **2.4.5.10.2.61 #define M\_DSR\_DSAS 0x00000005**

Semaphore Access Size Error.

### **2.4.5.10.2.62 #define M\_DSR\_DPAS 0x00000003**

Peripheral Access Size Error.

### **2.4.5.10.2.63 #define M\_PSR\_PMSD 0x00000000**

Program Multiple Segment Descriptor Hit.

### **2.4.5.10.2.64 #define M\_PSR\_PNAE 0x00000008**

Program Non-aligned Access Error.

### **2.4.5.10.2.65 #define M\_PSR\_PSM 0x00000001**

Program Segment Miss.

### **2.4.5.10.2.66 #define M\_PSR\_PECC 0x0000000f**

Program ECC.

**2.4.5.10.2.67 #define M\_PSR\_PPV 0x00000002**

Program Permission Violation.

**2.4.5.10.2.68 #define M\_PSR\_PFE 0x0000000e**

Program Fetch Error.

**2.4.5.10.2.69 #define M\_PSR\_PNC 0x00000009**

NC hit.

**2.4.5.10.2.70 #define MMU\_ATTR\_PSDA\_MASK****Value:**

```
( MMU_PROG_MATT_ENABLE | MMU_PROG_DEF_XPERM_SUPER |
  MMU_PROG_DEF_XPERM_USER | \
  MMU_PROG_CACHEABLE_REGION |
  MMU_ATTR_FIELD_SET(MMU_REGA_SHIFT, 7, 3) |
  \
  MMU_PROG_FLEX_SEGMENT_MODEL )
```

Program Segment Descriptor Registers A valid bit mask.

**2.4.5.10.2.71 #define MMU\_ATTR\_PSDC\_MASK ( MMU\_PROG\_PID(MMU\_MAX\_TID) |  
MMU\_PROG\_L2\_PARTITION\_ID(3) | MMU\_PROG\_COHERENT)**

Program Segment Descriptor Registers C valid bit mask.

**2.4.5.10.2.72 #define MMU\_ATTR\_DSDA\_MASK****Value:**

```
( MMU_DATA_MATT_ENABLE | MMU_DATA_DEF_WPERM_SUPER |
  MMU_DATA_DEF_RPERM_SUPER | \
  MMU_DATA_DEF_WPERM_USER |
  MMU_DATA_DEF_RPERM_USER | MMU_DATA_CACHEABLE_REGION |
  \
  MMU_DATA_WRITETHROUGH_REGION |
  MMU_ATTR_FIELD_SET(MMU_REGA_SHIFT, 7, 3) |
  \
  MMU_DATA_FLEX_SEGMENT_MODEL )
```

Data Segment Descriptor Registers A valid bit mask.

**2.4.5.10.2.73 #define MMU\_ATTR\_DSDC\_MASK****Value:**

```
( MMU_DATA_DID(MMU_MAX_TID) | MMU_DATA_COHERENT |
  MMU_DATA_PERIPHERAL | \
  MMU_DATA_GUARDED | MMU_DATA_STACK_ENABLE |
  MMU_DATA_L2_PARTITION_ID(3) )
```

Data Segment Descriptor Registers C valid bit mask.

## System Memory Management

**2.4.5.10.2.74 #define MMU\_ATTR\_GET\_PSDA( *attr* ) ( ((uint64\_t)(*attr*) & (MMU\_ATTR\_PSDA\_MASK)) >> (MMU\_REGA\_SHIFT) )**

Program Segment Descriptor Registers A.

**2.4.5.10.2.75 #define MMU\_ATTR\_GET\_PSDC( *attr* ) ( ((uint64\_t)(*attr*) & (MMU\_ATTR\_PSDC\_MASK)) >> (MMU\_REGC\_SHIFT) )**

Program Segment Descriptor Registers C.

**2.4.5.10.2.76 #define MMU\_ATTR\_GET\_DSDA( *attr* ) ( ((uint64\_t)(*attr*) & (MMU\_ATTR\_DSDA\_MASK)) >> (MMU\_REGA\_SHIFT) )**

Data Segment Descriptor Registers A.

**2.4.5.10.2.77 #define MMU\_ATTR\_GET\_DSDC( *attr* ) ( ((uint64\_t)(*attr*) & (MMU\_ATTR\_DSDC\_MASK)) >> (MMU\_REGC\_SHIFT) )**

Data Segment Descriptor Registers C.

**2.4.5.10.2.78 #define MMU\_ATTR\_GET\_MATC( *attr* ) ( (((uint64\_t)(*attr*)<<(MMU\_REGC\_SHIFT)) & (MMU\_ATTR\_DSDC\_MASK)) >> (MMU\_REGC\_SHIFT) )**

attribute from Registers C

**2.4.5.10.2.79 #define MMU\_ATTR\_GET\_MATC( *attr* ) ( (((uint64\_t)(*attr*)<<(MMU\_REGC\_SHIFT)) & (MMU\_ATTR\_DSDC\_MASK)) >> (MMU\_REGC\_SHIFT) )**

attribute from Registers C

**2.4.5.10.2.80 #define MMU\_PHYS\_ADDR\_LOW( *addr* ) ( (uint64\_t)(*addr*) & 0xFFFFFFFFFULL )**

Mask of relevant bits for low physical address.

**2.4.5.10.2.81 #define MMU\_PHYS\_ADDR\_HIGH( *addr* ) ( ( (uint64\_t)(*addr*) >> 32) & 0x0000000F )**

Mask of relevant bits for high physical address.

**2.4.5.10.2.82 #define MMU\_SC39XX\_MIN\_SIZE 0x1000**

4K Minimum Size

**2.4.5.10.2.83 #define MMU\_SC39XX\_MAX\_FLEX\_SIZE 0xFC0000**

16MB - 256KB Maximum Size in flexible model

**2.4.5.10.2.84 #define MMU\_MATT\_ADDRESS\_MASK 0xfffff000**

MMU matt low address masking.

**2.4.5.10.2.85 #define MMU\_MATT\_ADDRESS\_EXT\_MASK 0x0000000f**

MMU matt extantion address masking.

**2.4.5.10.2.86 #define MMU\_DSP\_CLUSTER\_MATT 0**

MMU numeric number of DSP cluster matt.

**2.4.5.10.2.87 #define MMU\_SYS\_STACK\_MATT 2**

MMU numeric number of system stack matt.

**2.4.5.10.2.88 #define MMU\_TASK\_STACK\_MATT 3**

MMU numeric number of task stack matt.

## 2.4.6 Memory Allocation API

### 2.4.6.1 Overview

Memory allocation API

### Functions

- void \* [osMalloc](#) (uint32\_t size, [os\\_mem\\_type](#) type)
- void \* [osFastMalloc](#) (uint32\_t size, [os\\_mem\\_type](#) type)
- void \* [osAlignedMalloc](#) (uint32\_t size, [os\\_mem\\_type](#) type, uint32\_t alignment)
- void \* [osFastAlignedMalloc](#) (uint32\_t size, [os\\_mem\\_type](#) type, uint32\_t alignment)
- os\_status [osFree](#) (void \*addr)
- [INLINE](#) bool [osMemTypeIsValid](#) ([os\\_mem\\_type](#) type)
- void [osDumpMemory](#) ([os\\_mem\\_type](#) type)
- uint32\_t [osGetFreeMemSize](#) ([os\\_mem\\_type](#) type)
- uint32\_t [osGetMaxBlockSize](#) ([os\\_mem\\_type](#) type, uint32\_t alignment)

### 2.4.6.2 Function Documentation

#### 2.4.6.2.1 void\* [osMalloc](#) ( uint32\_t size, [os\\_mem\\_type](#) type )

Simple memory allocation, from the system heap, with zeroing.

## System Memory Management

Parameters

in	<i>size</i>	- The memory size to allocate (in bytes).
in	<i>type</i>	- The memory type to allocate.

Returns

Pointer to the allocated memory, NULL if not available

### **2.4.6.2.2 void\* osFastMalloc ( uint32\_t *size*, os\_mem\_type *type* )**

Simple memory allocation, from the system heap, without initialization.

Parameters

in	<i>size</i>	- The memory size to allocate (in bytes).
in	<i>type</i>	- The memory type to allocate.

Returns

Pointer to the allocated memory, NULL if not available

### **2.4.6.2.3 void\* osAlignedMalloc ( uint32\_t *size*, os\_mem\_type *type*, uint32\_t *alignment* )**

Aligned memory allocation, from the system heap.

Parameters

in	<i>size</i>	- The memory size to allocate (in bytes).
in	<i>type</i>	- The memory type to allocate.
in	<i>alignment</i>	- address alignment required.

Returns

Pointer to the allocated memory, NULL if not available

### **2.4.6.2.4 void\* osFastAlignedMalloc ( uint32\_t *size*, os\_mem\_type *type*, uint32\_t *alignment* )**

Aligned memory allocation, from the system heap, without initialization.

Parameters

in	<i>size</i>	- The memory size to allocate (in bytes).
in	<i>type</i>	- The memory type to allocate.
in	<i>alignment</i>	- address alignment required.

Returns

Pointer to the allocated memory, NULL if not available

#### 2.4.6.2.5 **os\_status osFree ( void \* addr )**

Free memory allocation.

Parameters

in	<i>addr</i>	- Pointer to the allocated memory (as returned by all memory allocation functions - osMalloc, osFastMalloc, osAlignedMalloc and osFastAlignedMalloc).
----	-------------	---

Returns

OS\_SUCCESS if operation succeeded or an error code otherwise

#### 2.4.6.2.6 **INLINE bool osMemTypeIsValid ( os\_mem\_type type )**

Verifies that a heap indicator is valid.

Parameters

in	<i>type</i>	- The heap indicator.
----	-------------	-----------------------

Return values

<i>TRUE</i>	- If the heap is valid
<i>FALSE</i>	- If the heap is invalid

#### 2.4.6.2.7 **void osDumpMemory ( os\_mem\_type type )**

Print statistics and memory map of given memory type.

## System Memory Management

Parameters

in	<i>type</i>	- The heap indicator.
----	-------------	-----------------------

Return values

<i>None</i>
-------------

### 2.4.6.2.8 `uint32_t osGetFreeMemSize ( os_mem_type type )`

free heap size.

Parameters

in	<i>type</i>	- The heap indicator.
----	-------------	-----------------------

Return values

<i>Free</i>	memory amount (in Bytes)
-------------	--------------------------

### 2.4.6.2.9 `uint32_t osGetMaxBlockSize ( os_mem_type type, uint32_t alignment )`

maximum free consecutive memory.

Parameters

in	<i>type</i>	- The heap indicator.
in	<i>alignment</i>	- address alignment required.

Return values

<i>Maximum</i>	free consecutive memory size aligned to given parameter (in Bytes)
----------------	--

## 2.4.7 Buffers Pool Management API

### 2.4.7.1 Overview

Memory allocation API

### Macros

- #define `osMemBlockSize`(mem\_part) ((mem\_part)->block\_size)
- #define `osMemBlockOffset`(mem\_part) ((mem\_part)->buffer\_offset)

- #define **osMemBlockUnsafeGet**(mem\_part) (((mem\_part)->curr\_index >= 0) ? ((void \*)(mem\_part)->array\_addr[((mem\_part)->curr\_index)--]) : **NULL**)
- #define **osMemBlockUnsafeFree**(mem\_part, addr) { (mem\_part)->array\_addr[++((mem\_part)->curr\_index)] = addr; }
- #define **osMemBlockCountGet**(mem\_part) ((mem\_part)->curr\_index + 1)

## Functions

- **os\_mem\_part\_t \* osMemPartCreate** (uint32\_t block\_size, uint32\_t num\_of\_blocks, uint8\_t \*data\_address, uint32\_t alignment, uint16\_t buffer\_offset, **os\_mem\_part\_t** \*mem\_part, bool shared)
- **INLINE void \* osMemBlockGet** (**os\_mem\_part\_t** \*mem\_part)
- **INLINE void osMemBlockFree** (**os\_mem\_part\_t** \*mem\_part, void \*addr)
- **os\_status osMemLocalHeapSet** (os\_virt\_ptr mem\_ptr, uint32\_t mem\_size, **os\_mem\_type** type)
- **INLINE void \* osMemBlockSyncGet** (**os\_mem\_part\_t** \*mem\_part)
- **INLINE void osMemBlockSyncFree** (**os\_mem\_part\_t** \*mem\_part, void \*addr)

### 2.4.7.2 Macro Definition Documentation

#### 2.4.7.2.1 #define **osMemBlockSize**( *mem\_part* ) ((*mem\_part*)->**block\_size**)

Gets the size of the blocks in the memory structure.

Parameters

in	<i>mem_part</i>	- The memory structure to get the block size from.
----	-----------------	--

Returns

The block size.

#### 2.4.7.2.2 #define **osMemBlockOffset**( *mem\_part* ) ((*mem\_part*)->**buffer\_offset**)

Gets the lld offset of the blocks in the memory structure.

Parameters

in	<i>mem_part</i>	- The memory structure to get the block offset from.
----	-----------------	--

Returns

The block offset.

## System Memory Management

**2.4.7.2.3 #define osMemBlockUnsafeGet( mem\_part ) (((mem\_part)->curr\_index >= 0) ? ((void \*)(mem\_part)->array\_addr[((mem\_part)->curr\_index)--]) : NULL)**

Gets a block from the memory structure (unsafe version).

Use this function when you can be sure that the memory structure cannot be accessed from any other source.

Parameters

in	<i>mem_part</i>	- The memory structure to get the block from.
----	-----------------	---

Returns

The requested memory block.

**2.4.7.2.4 #define osMemBlockUnsafeFree( mem\_part, addr ) { (mem\_part)->array\_<-addr[++((mem\_part)->curr\_index)] = addr; }**

Releases a block back to the memory structure (unsafe version).

Use this function when you can be sure that the memory structure cannot be accessed from any other source.

Parameters

in	<i>mem_part</i>	- The memory structure that owns the block.
in	<i>addr</i>	- The block address.

**2.4.7.2.5 #define osMemBlockCountGet( mem\_part ) ((mem\_part)->curr\_index + 1)**

Get number of free buffers in memory pool

Parameters

in	<i>mem_part</i>	- The memory structure of buffer pool
----	-----------------	---------------------------------------

Returns

number of free buffers

### 2.4.7.3 Function Documentation

**2.4.7.3.1 os\_mem\_part\_t\* osMemPartCreate ( uint32\_t *block\_size*, uint32\_t *num\_of\_blocks*, uint8\_t \* *data\_address*, uint32\_t *alignment*, uint16\_t *buffer\_offset*, os\_mem\_part\_t \* *mem\_part*, bool *shared* )**

Initializes a memory structure for aligned, fixed-size blocks.

Parameters

in	<i>block_size</i>	- Size of allocatable block.
in	<i>num_of_blocks</i>	- Maximum number of allocatable blocks.
in	<i>data_address</i>	- Address at which to begin allocation. Use the <a href="#">MEM_PART_DATA_SIZE()</a> macro to determine the required memory size.
in	<i>alignment</i>	- Alignment of the blocks (in bytes).
in	<i>buffer_offset</i>	- Buffer header allocated to LLD only
in	<i>mem_part</i>	- Address of the memory manager space to initialize. Use the <a href="#">MEM_PART_SIZE()</a> macro to determine the required memory size.
in	<i>shared</i>	- Flag indicating whether this partition is shared between cores.

Returns

Pointer to the initialized memory structure.

Warning

The allocation size must be larger than (*alignment* - 1)

**2.4.7.3.2 INLINE void\* osMemBlockGet ( os\_mem\_part\_t \* *mem\_part* )**

Gets a block from the memory structure.

Parameters

in	<i>mem_part</i>	- The memory structure to get the block from.
----	-----------------	---

Returns

The requested memory block.

## System Memory Management

### 2.4.7.3.3 **INLINE void osMemBlockFree ( *os\_mem\_part\_t* \* *mem\_part*, *void* \* *addr* )**

Releases a block back to the memory structure.

Parameters

in	<i>mem_part</i>	- The memory structure that owns the block.
in	<i>addr</i>	- The block address.

#### **2.4.7.3.4 os\_status osMemLocalHeapSet ( os\_virt\_ptr *mem\_ptr*, uint32\_t *mem\_size*, os\_mem\_type *type* )**

Updates the entry of the local heap with new values

Function to be used inside appMemHeapsSet which is defined by application and activated inside [os->Initialize\(\)](#).

Parameters

in	<i>mem_ptr</i>	- Virtual start pointer of the memory allocated for this heap
in	<i>mem_size</i>	- The size of the memory allocated for this heap
in	<i>type</i>	- The name of the heap

Returns

OS\_FAIL or OS\_SUCCESS

#### **2.4.7.3.5 INLINE void\* osMemBlockSyncGet ( os\_mem\_part\_t \* *mem\_part* )**

Gets a block from the memory structure (multicore safe).

Parameters

in	<i>mem_part</i>	- The memory structure to get the block from.
----	-----------------	---

Returns

The requested memory block.

#### **2.4.7.3.6 INLINE void osMemBlockSyncFree ( os\_mem\_part\_t \* *mem\_part*, void \* *addr* )**

Releases a block back to the memory structure (multicore safe).

## System Memory Management

### Parameters

in	<i>mem_part</i>	- The memory structure that owns the block.
in	<i>addr</i>	- The block address.

## 2.4.8 Caches Control API

### 2.4.8.1 Overview

#### Modules

- Data SC3900 Cache API

### 2.4.8.2 Data SC3900 Cache API

#### 2.4.8.2.1 Overview

SC3900 Cache operations defines, enumerations and API

#### Data Structures

- struct `l2_cache_pf_params_t`
- struct `cpc_init_params_t`
- struct `l2_error_info_t`
- struct `l2_init_params_t`
- struct `os_cme_maintenance_instruction_params_t`
- struct `l2_query_params_t`
- struct `l1_query_params_t`
- struct `mem_query_params_t`
- struct `cme_external_query_result_t`

#### Macros

- #define `OS_LOCK_L2` 0
- #define `OS_UNLOCK_L2` 1

#### TypeDefs

- typedef void(\* `os_l2_cache_err_isr`)(`l2_error_info_t` \*)

#### Enumerations

- enum `l2_err_trans_t` { `L2_TRANS_SNOOP` =0, `L2_TRANS_WRITE` =1, `L2_TRANS_READ` =2 }

- enum l2\_err\_trans\_source\_t {
 L2\_ERR\_TRANS\_SNOOP\_EXT = (0), L2\_ERR\_TRANS\_INST\_INT = (0b10000), L2\_ERR\_TRANS\_DATA\_INT = (0b110001),
 L2\_ERR\_TRANS\_UNKNOWN }
- enum l2\_error\_type\_t {
 L2\_TAG\_MULTI\_WAY\_HIT = (1<<7), L2\_TAG\_MULTIPLE\_BIT\_ECC\_ERROR = (1<<6),
 L2\_TAG\_ECC\_ERROR = (1<<5),
 L2\_DATA\_MULTIPLE\_BIT\_ECC\_ERROR = (1<<3), L2\_DATA\_ECC\_ERROR = (1<<2),
 L2\_CONFIGURATION\_ERROR = (1<<0) }
- enum os\_cme\_external\_query\_type {
 CME\_DQUERY\_L1 = 0x10, CME\_DQUERY\_L12 = 0x11, CME\_DQUERY\_MEM = 0x12,
 CME\_PQUERY\_L1 = 0x30, CME\_PQUERY\_L12 = 0x31, CME\_PQUERY\_MEM = 0x32,
 CME\_PQSYNC\_MEM = 0x3C, CME\_PBAR\_L1SYNC = 0x3D, CME\_PBAR\_HWSYNC = 0x3F
 }
- enum os\_cme\_maintenance\_instruction\_type {
 CME\_DFETCHB\_L12 = 0x00, CME\_DFETCHB\_L2 = 0x01, CME\_DFETCHB\_LCK\_L2 = 0x02,
 CME\_DFETCHB\_L12\_ITW = 0x03, CME\_DFETCHB\_L2\_ITW = 0x04, CME\_DFETCHB\_LCK\_L2\_ITW = 0x05,
 CME\_DUNLOCKB\_L2 = 0x07, CME\_DCMB\_SYNC\_L1 = 0x08, CME\_DCMB\_FLUSH\_L12 = 0x0B,
 CME\_DCMB\_INVAL\_L1 = 0x0C, CME\_DCMB\_INVAL\_L12 = 0x0D, CME\_PFETCHB\_L12 = 0x20,
 CME\_PFETCHB\_L2 = 0x21, CME\_PFETCHB\_LCK\_L2 = 0x22, CME\_PUNLOCKB\_L2 = 0x27,
 CME\_PCMB\_INVAL\_L1 = 0x2C, CME\_PCMB\_INVAL\_L12 = 0x2D } }
- enum os\_l2\_cache\_bank\_id {
 L2\_CACHE\_BANK\_0 = 0, L2\_CACHE\_BANK\_1 = 1, L2\_CACHE\_BANK\_2 = 2,
 L2\_CACHE\_BANK\_3 = 3 } }
- enum os\_l2\_cache\_way\_id {
 L2\_CACHE WAY\_0 = 0, L2\_CACHE WAY\_1 = 1, L2\_CACHE WAY\_2 = 2,
 L2\_CACHE WAY\_3 = 3, L2\_CACHE WAY\_4 = 4, L2\_CACHE WAY\_5 = 5,
 L2\_CACHE WAY\_6 = 6, L2\_CACHE WAY\_7 = 7, L2\_CACHE WAY\_8 = 8,
 L2\_CACHE WAY\_9 = 9, L2\_CACHE WAY\_10 = 10, L2\_CACHE WAY\_11 = 11,
 L2\_CACHE WAY\_12 = 12, L2\_CACHE WAY\_13 = 13, L2\_CACHE WAY\_14 = 14,
 L2\_CACHE WAY\_15 = 15 } }
- enum os\_l2\_cache\_lock\_status { L2\_CACHE\_ADDRESS\_UNLOCKED = 0, L2\_CACHE\_ADDRESS\_LOCKED = 1 } }
- enum os\_l2\_cache\_coherency\_status {
 L2\_CACHE\_ADDRESS\_INVALID = 0, L2\_CACHE\_ADDRESS\_SHARED = 1, L2\_CACHE\_ADDRESS\_EXCLUSIVE = 2,
 L2\_CACHE\_ADDRESS\_MODIFIED = 3 } }
- enum os\_l1\_cache\_way\_id {
 L1\_CACHE WAY\_0 = 0, L1\_CACHE WAY\_1 = 1, L1\_CACHE WAY\_2 = 2,
 L1\_CACHE WAY\_3 = 3, L1\_CACHE WAY\_4 = 4, L1\_CACHE WAY\_5 = 5,
 L1\_CACHE WAY\_6 = 6, L1\_CACHE WAY\_7 = 7 } }
- enum os\_l1\_cache\_hit\_indication { L1\_CACHE\_ADDRESS\_MISS = 0, L1\_CACHE\_ADDRESS\_HIT = 1 } }
- enum os\_sgb\_hit\_indication { SGB\_ADDRESS\_MISS = 0, SGB\_ADDRESS\_HIT = 1 } }

## System Memory Management

- enum `os_l1_cache_edc_error_status` { `L1_CACHE_NO_EDC_ERROR` = 0, `L1_CACHE_EDC_ERROR_WAS_DETECTED` = 1 }
- enum `os_mem_L1_ext_err` { `L1_NO_EXTER_MEM_ERROR` = 0, `L1_EXTER_MEM_ERROR_WAS_DETECTED` = 1 }
- enum `os_mem_cacheable_descriptor_hit` { `CACHEABLE_DESCRIPTOR_HIT` = 0, `NO_CACHEABLE_DESCRIPTOR_HIT` = 1 }
- enum `os_mem_bank_0_indication` { `EXTERNAL_ACCESS` = 0, `BANK_0_ACCESS` = 1 }
- enum `os_mem_mmu_error_status` {
   
    `MMUE_MULTIPLE_SEGMENT_HIT` = 0, `MMUE_SEGMENT_MISS_ERROR` = 1, `MMUE_PERIPHERAL_ERROR` = 3,
   
    `MMUE_SEGMENT_MISS_WHEN_PROTECTION_DISABLED` = 4, `QUERY_HAS_NO_MMU_ERROR_REPORTED` = 7
 }

## Functions

- os\_status `osCmeExtQuery` (uint8\_t task\_id, os\_const\_virt\_ptr virt\_addr, `os_cme_external_query_type` cme\_external\_query, `cme_external_query_result_t` \*cme\_external\_query\_result)
- os\_status `osCmeMaintenanceInstruction` (`os_cme_maintenance_instruction_params_t` cme\_maintenance\_instruction\_params, uint8\_t \*channel)
- uint8\_t `osCmeIsDataMaintenanceInstructionInProgress` (uint8\_t channel\_mask)
- uint8\_t `osCmeIsProgMaintenanceInstructionInProgress` (uint8\_t channel\_mask)
- os\_status `osCacheStoreBarrier` (uint32\_t cache\_policy)
- os\_status `osCacheLoadBarrier` (uint32\_t cache\_policy)
- os\_status `osCacheL2DataLock` (`l2_cache_pf_params_t` params, bool operation)
- os\_status `osCacheL2ProgLock` (`l2_cache_pf_params_t` params, bool operation)
- os\_status `osCacheL2SetPartitioning` (uint8\_t Partition\_Id, uint32\_t allocation\_mask, uint32\_t way\_mask)
- uint32\_t `osCacheL2GetDefaultPartitionWayMask` ()
- os\_status `osCacheL2Query` (os\_const\_virt\_ptr virt\_addr, `l2_query_params_t` \*l2\_query\_params)
- os\_status `osCacheL2GlobalLockClear` ()
- void `osCacheL2ClearPartition` ()
- os\_status `osCacheL2FastGlobalFlush` ()
- os\_status `osSpecificCacheL2GlobalFlush` (uint8\_t cluster\_num)
- os\_status `osCacheL2GlobalFlush` ()

## Cache Policy Options

- #define `NOT_CACHED` 0x00000000
- #define `L1_CACHED` 0x00000001
- #define `L2_CACHED` 0x00000002
- #define `L1_L2_CACHED` (`L1_CACHED` | `L2_CACHED`)

## L2 Cache partition Options

- #define `OS_L2PAR_STALLOC` 0x00000001
- #define `OS_L2PAR_DRDALLOC` 0x00000040
- #define `OS_L2PAR_IRDALLOC` 0x00000080
- #define `OS_L2PAR_DSTALLOC` 0x00000400
- #define `OS_L2PAR_DATA_DEFAULT` (`OS_L2PAR_STALLOC` | `OS_L2PAR_DRDALLOC` | `OS_L2PAR_DSTALLOC`)

- #define OS\_L2PAR\_PROG\_DEFAULT (OS\_L2PAR\_STALLOC | OS\_L2PAR\_IRDALLOC)

#### 2.4.8.2.2 Data Structure Documentation

##### 2.4.8.2.2.1 struct l2\_cache\_pf\_params\_t

L2 Cache prefetch configuration parameters.

###### Data Fields

- uint32\_t start\_addr
- uint32\_t buffer\_size

###### 2.4.8.2.2.1.1 Field Documentation

###### 2.4.8.2.2.1.2 uint32\_t l2\_cache\_pf\_params\_t::start\_addr

Start address of prefetch 128-byte resolution.

###### 2.4.8.2.2.1.3 uint32\_t l2\_cache\_pf\_params\_t::buffer\_size

Buffer size 128-Byte resolution.

##### 2.4.8.2.2.2 struct cpc\_init\_params\_t

CPC configuration parameters.

###### Data Fields

- uint32\_t os\_l3\_enable:1
- uint32\_t os\_m3\_enable:1
- uint32\_t \_\_pad0\_\_:30

###### 2.4.8.2.2.2.1 Field Documentation

###### 2.4.8.2.2.2.2 uint32\_t cpc\_init\_params\_t::os\_l3\_enable

Enables/disables L3 cache.

###### 2.4.8.2.2.2.3 uint32\_t cpc\_init\_params\_t::os\_m3\_enable

Enables/disables SRAM mode.

###### 2.4.8.2.2.2.4 uint32\_t cpc\_init\_params\_t::\_\_pad0\_\_

Reserved for future development.

##### 2.4.8.2.2.3 struct l2\_error\_info\_t

L2 cache error information data structure.

## System Memory Management

### Data Fields

- `l2_error_type_t l2_error_type`
- `bool multi_l2_errors`
- `os_phys_ptr err_capture_addr`
- `uint64_t err_capture_data`
- `uint32_t ecc_syndrome`
- `uint8_t core_id`
- `l2_err_trans_source_t trans_source`
- `l2_err_trans_t trans_type`
- `uint8_t double_word_num`
- `uint8_t tag_ecc_error_count`
- `uint8_t data_ecc_error_count`

#### 2.4.8.2.2.3.1 Field Documentation

##### 2.4.8.2.2.3.2 `l2_error_type_t l2_error_info_t::l2_error_type`

Error detected type.

##### 2.4.8.2.2.3.3 `bool l2_error_info_t::multi_l2_errors`

Multiple L2 errors of the same type were detected.

##### 2.4.8.2.2.3.4 `os_phys_ptr l2_error_info_t::err_capture_addr`

Provides the real address of a captured error detected in the L2 cache of the processor.

##### 2.4.8.2.2.3.5 `uint64_t l2_error_info_t::err_capture_data`

Provides the array data of a captured error detected in the L2 cache of the processor.

##### 2.4.8.2.2.3.6 `uint32_t l2_error_info_t::ecc_syndrome`

Provides both the calculated and stored ECC syndrome of a captured error detected in the L2 cache of the processor.

##### 2.4.8.2.2.3.7 `uint8_t l2_error_info_t::core_id`

Core ID that issued TRANSTYPE.

If the transaction was from a snoop, this field is undefined.

##### 2.4.8.2.2.3.8 `l2_err_trans_source_t l2_error_info_t::trans_source`

Transaction source for detected error.

##### 2.4.8.2.2.3.9 `l2_err_trans_t l2_error_info_t::trans_type`

Transaction type for detected error.

**2.4.8.2.2.3.10 uint8\_t l2\_error\_info\_t::double\_word\_num**

For data ECC errors, contains the double-word number of the detected error.

For tag/status ECC errors, contains which way of the tag/status encountered the error.

**2.4.8.2.2.3.11 uint8\_t l2\_error\_info\_t::tag\_ecc\_error\_count**

Number of ECC single-bit errors in the L2 tags detected.

**2.4.8.2.2.3.12 uint8\_t l2\_error\_info\_t::data\_ecc\_error\_count**

Number of ECC single-bit errors in the L2 data detected.

**2.4.8.2.2.4 struct l2\_init\_params\_t**

L2 cache initialization data structure.

**Data Fields**

- `uint32_t os_l2_enable:1`
- `uint32_t os_l2_partition_enable:1`
- `uint32_t os_l2_lock_enable:1`
- `uint32_t os_l2_err_report_enable:1`
- `uint32_t os_l2_err_threshold:8`
- `uint32_t tag_multi_way_hit_int_en:1`
- `uint32_t tag_multiple_bit_ecc_err_int_en:1`
- `uint32_t tag_ecc_error_int_en:1`
- `uint32_t data_multiple_bit_ecc_err_int_en:1`
- `uint32_t data_ecc_err_int_en:1`
- `uint32_t l2_configuration_err_int_en:1`
- `uint32_t __pad0__:14`
- `os_l2_cache_err_isr l2_err_isr`

**2.4.8.2.2.4.1 Field Documentation****2.4.8.2.2.4.2 uint32\_t l2\_init\_params\_t::os\_l2\_enable**

Enables/disables L2 cache.

**2.4.8.2.2.4.3 uint32\_t l2\_init\_params\_t::os\_l2\_partition\_enable**

DEPRECATED.

**2.4.8.2.2.4.4 uint32\_t l2\_init\_params\_t::os\_l2\_lock\_enable**

DEPRECATED.

**2.4.8.2.2.4.5 uint32\_t l2\_init\_params\_t::os\_l2\_err\_report\_enable**

Enables/disables L2 report.

## System Memory Management

### 2.4.8.2.2.4.6 `uint32_t l2_init_params_t::os_l2_err_threshold`

L2 cache threshold value for the number of ECC single-bit errors that are detected before reporting an error condition.

### 2.4.8.2.2.4.7 `uint32_t l2_init_params_t::tag_multi_way_hit_int_en`

Enables/disables Tag multi-way hit interrupt reporting.

### 2.4.8.2.2.4.8 `uint32_t l2_init_params_t::tag_multiple_bit_ecc_err_int_en`

Enables/disables Tag Multiple-bit ECC error interrupt reporting.

### 2.4.8.2.2.4.9 `uint32_t l2_init_params_t::tag_ecc_error_int_en`

Enables/disables Tag ECC interrupt reporting.

### 2.4.8.2.2.4.10 `uint32_t l2_init_params_t::data_multiple_bit_ecc_err_int_en`

Enables/disables Data Multiple-bit ECC error interrupt reporting.

### 2.4.8.2.2.4.11 `uint32_t l2_init_params_t::data_ecc_err_int_en`

Enables/disables Data ECC error interrupt reporting.

### 2.4.8.2.2.4.12 `uint32_t l2_init_params_t::l2_configuration_err_int_en`

Enables/disables L2 configuration error interrupt reporting.

### 2.4.8.2.2.4.13 `uint32_t l2_init_params_t::__pad0__`

Reserved for future development.

### 2.4.8.2.2.4.14 `os_l2_cache_err_isr l2_init_params_t::l2_err_isr`

L2 cache error ISR.

## 2.4.8.2.2.5 `struct os_cme_maintenance_instruction_params_t`

cache maintenance instruction parameters

### Data Fields

- `uint8_t task_id`
- `os_const_virt_ptr virt_addr`
- `uint32_t block_size`
- `os_cme_maintenance_instruction_type maintenance_instruction_type`

#### 2.4.8.2.2.5.1 Field Documentation

##### 2.4.8.2.2.5.2 `uint8_t os_cme_maintenance_instruction_params_t::task_id`

Task ID of the cache instruction.

##### 2.4.8.2.2.5.3 `os_const_virt_ptr os_cme_maintenance_instruction_params_t::virt_addr`

Maintenance instruction start address.

##### 2.4.8.2.2.5.4 `uint32_t os_cme_maintenance_instruction_params_t::block_size`

Block size 128-Byte resolution.

##### 2.4.8.2.2.5.5 `os_cme_maintenance_instruction_type os_cme_maintenance_instruction_params_t::maintenance_instruction_type`

The instruction type to perform.

#### 2.4.8.2.2.6 `struct l2_query_params_t`

L2 cache Query command returned parameters.

##### Data Fields

- `os_l2_cache_bank_id l2_query_params_t::l2_cache_bank_id`
- `os_l2_cache_way_id l2_query_params_t::l2_cache_way_id`
- `os_l2_cache_lock_status l2_query_params_t::l2_cache_lock_status`
- `os_l2_cache_coherency_status l2_query_params_t::l2_cache_coherency_status`

#### 2.4.8.2.2.6.1 Field Documentation

##### 2.4.8.2.2.6.2 `os_l2_cache_bank_id l2_query_params_t::l2_cache_bank_id`

Reflects the L2 cache bank for the related query address.

##### 2.4.8.2.2.6.3 `os_l2_cache_way_id l2_query_params_t::l2_cache_way_id`

Reflects the L2 cache way for the related query address.

##### 2.4.8.2.2.6.4 `os_l2_cache_lock_status l2_query_params_t::l2_cache_lock_status`

Reflects the L2 cache lock status for the related query address.

##### 2.4.8.2.2.6.5 `os_l2_cache_coherency_status l2_query_params_t::l2_cache_coherency_status`

Reflects the L2 cache hit and coherency status for the related query address.

#### 2.4.8.2.2.7 `struct l1_query_params_t`

L1 cache Query command returned parameters.

## System Memory Management

### Data Fields

- `os_l1_cache_way_id` `l1_cache_way_id`
- `os_l1_cache_hit_indication` `l1_cache_hit_indication`
- `os_sgb_hit_indication` `sgb_hit_indication`
- `os_l1_cache_edc_error_status` `l1_cache_edc_error_status`

#### 2.4.8.2.2.7.1 Field Documentation

##### 2.4.8.2.2.7.2 `os_l1_cache_way_id` `l1_query_params_t::l1_cache_way_id`

Reflects the L1 cache way for the related query address.

##### 2.4.8.2.2.7.3 `os_l1_cache_hit_indication` `l1_query_params_t::l1_cache_hit_indication`

indication for L1 Hit

##### 2.4.8.2.2.7.4 `os_sgb_hit_indication` `l1_query_params_t::sgb_hit_indication`

indication for SGB Hit

##### 2.4.8.2.2.7.5 `os_l1_cache_edc_error_status` `l1_query_params_t::l1_cache_edc_error_status`

L1 EDC error status.

### 2.4.8.2.2.8 struct mem\_query\_params\_t

MEM cache Query command returned parameters.

### Data Fields

- `os_mem_L1_ext_err` `L1_ext_err`
- `os_mem_cacheable_descriptor_hit` `cacheable_descriptor_hit`
- `os_mem_bank_0_indication` `bank_0_indication`
- `os_mem_mmu_error_status` `mmue_status`
- `uint8_t Segment_descriptor_index`

#### 2.4.8.2.2.8.1 Field Documentation

##### 2.4.8.2.2.8.2 `os_mem_L1_ext_err` `mem_query_params_t::L1_ext_err`

Reflects the MEM cache way for the related query address.

##### 2.4.8.2.2.8.3 `os_mem_cacheable_descriptor_hit` `mem_query_params_t::cacheable_descriptor_hit`

indication for MEM Hit

##### 2.4.8.2.2.8.4 `os_mem_bank_0_indication` `mem_query_params_t::bank_0_indication`

MEM EDC error status.

**2.4.8.2.2.8.5 os\_mem\_mmu\_error\_status mem\_query\_params\_t::mmue\_status**

mmu error status

**2.4.8.2.2.8.6 uint8\_t mem\_query\_params\_t::Segment\_descriptor\_index**

Reflects the segment descriptor hit index for the related query addresss.

**2.4.8.2.2.9 struct cme\_external\_query\_result\_t**

CME cache Query command returned parameters.

**Data Fields**

- os\_phys\_ptr [query\\_physical\\_address](#)
- [l2\\_query\\_params\\_t l2\\_query\\_params](#)
- [l1\\_query\\_params\\_t l1\\_query\\_params](#)
- [mem\\_query\\_params\\_t mem\\_query\\_params](#)

**2.4.8.2.2.9.1 Field Documentation****2.4.8.2.2.9.2 os\_phys\_ptr cme\_external\_query\_result\_t::query\_physical\_address**

Query physical address.

In case of memory query holds 32 bit of data read from the query address

**2.4.8.2.2.9.3 l2\_query\_params\_t cme\_external\_query\_result\_t::l2\_query\_params**

Reflects the L2 cache query result.

**2.4.8.2.2.9.4 l1\_query\_params\_t cme\_external\_query\_result\_t::l1\_query\_params**

Reflects the L1 cache query result.

**2.4.8.2.2.9.5 mem\_query\_params\_t cme\_external\_query\_result\_t::mem\_query\_params**

Reflects the memory query result.

**2.4.8.2.3 Macro Definition Documentation****2.4.8.2.3.1 #define OS\_LOCK\_L2 0**

L2 lock operation.

**2.4.8.2.3.2 #define OS\_UNLOCK\_L2 1**

L2 unlock operation.

## System Memory Management

### 2.4.8.2.3.3 #define NOT\_CACHED 0x00000000

Not cacheable in any level of cache.

### 2.4.8.2.3.4 #define L1\_CACHED 0x00000001

Cacheable in L1 cache only.

### 2.4.8.2.3.5 #define L2\_CACHED 0x00000002

Cacheable in L2 cache only.

### 2.4.8.2.3.6 #define L1\_L2\_CACHED (L1\_CACHED | L2\_CACHED)

Cacheable in L1 and L2 cache.

### 2.4.8.2.3.7 #define OS\_L2PAR\_STALLOC 0x00000001

Stashing allocation control.

### 2.4.8.2.3.8 #define OS\_L2PAR\_DRDALLOC 0x00000040

Data read allocation control.

### 2.4.8.2.3.9 #define OS\_L2PAR\_IRDALLOC 0x00000080

Instruction read and fetch allocation control.

### 2.4.8.2.3.10 #define OS\_L2PAR\_DSTALLOC 0x00000400

Data store allocation control.

### 2.4.8.2.3.11 #define OS\_L2PAR\_DATA\_DEFAULT (OS\_L2PAR\_STALLOC | OS\_L2PAR\_DRDALLOC | OS\_L2PAR\_IRDALLOC | OS\_L2PAR\_DSTALLOC)

Data store & read allocation with Stashing allocation.

### 2.4.8.2.3.12 #define OS\_L2PAR\_PROG\_DEFAULT (OS\_L2PAR\_STALLOC | OS\_L2PAR\_IRDALLOC)

program read & Stashing allocation

## 2.4.8.2.4 Typedef Documentation

### 2.4.8.2.4.1 typedef void(\* os\_l2\_cache\_err\_isr)(l2\_error\_info\_t \*)

L2 cache error ISR type.

#### 2.4.8.2.5 Enumeration Type Documentation

##### 2.4.8.2.5.1 enum l2\_err\_trans\_t

L2 cache error transaction type.

Enumerator

*L2\_TRANS\_SNOOP* snoop transaction type  
*L2\_TRANS\_WRITE* write transaction type  
*L2\_TRANS\_READ* read transaction type

##### 2.4.8.2.5.2 enum l2\_err\_trans\_source\_t

L2 cache error type.

Enumerator

*L2\_ERR\_TRANS\_SNOOP\_EXT* Tag multi-way hit detected.  
*L2\_ERR\_TRANS\_INST\_INT* Tag Multiple-bit ECC error detected.  
*L2\_ERR\_TRANS\_DATA\_INT* Tag ECC error detected.  
*L2\_ERR\_TRANS\_UNKNOWN* Data Multiple-bit ECC error detected.

##### 2.4.8.2.5.3 enum l2\_error\_type\_t

L2 cache error type.

Enumerator

*L2\_TAG\_MULTI\_WAY\_HIT* Tag multi-way hit detected.  
*L2\_TAG\_MULTIPLE\_BIT\_ECC\_ERROR* Tag Multiple-bit ECC error detected.  
*L2\_TAG\_ECC\_ERROR* Tag ECC error detected.  
*L2\_DATA\_MULTIPLE\_BIT\_ECC\_ERROR* Data Multiple-bit ECC error detected.  
*L2\_DATA\_ECC\_ERROR* Data ECC error detected.  
*L2\_CONFIGURATION\_ERROR* L2 configuration error detected.

##### 2.4.8.2.5.4 enum os\_cme\_external\_query\_type

Type of cache external query instruction.

Enumerator

*CME\_DQUERY\_L1* Queries the MMU and L1 data cache.  
*CME\_DQUERY\_L12* Queries the MMU, L1 data cache and L2 cache.  
*CME\_DQUERY\_MEM* Data query for memory (DDR)  
*CME\_PQUERY\_L1* Program query for L1 cache.

## System Memory Management

**CME\_PQUERY\_L12** Program query for both L1 & L2 Caches.

**CME\_PQUERY\_MEM** Program query for memory (DDR)

**CME\_PQSYNC\_MEM** global ICache invalidation

**CME\_PBAR\_L1SYNC** clearance of ICache internal FIFOs

**CME\_PBAR\_HWSYNC** HWSYNC through ICache bus.

### 2.4.8.2.5.5 enum os\_cme\_maintenance\_instruction\_type

Type of cache maintenance instruction.

Enumerator

**CME\_DFETCHB\_L12** Fetches the specified cache granule to the L2 cache and L1 data cache.

**CME\_DFETCHB\_L2** Fetches the specified cache granule to the L2 cache.

**CME\_DFETCHB\_LCK\_L2** Fetches the specified block of cache granules to the L2 cache and locks them there.

**CME\_DFETCHB\_L12\_ITW** Fetches the specified cache granule to the L2 cache and L1 data cache with intend to write attribute.

**CME\_DFETCHB\_L2\_ITW** Fetches the specified cache granule to the L2 cache with intend to write attribute.

**CME\_DFETCHB\_LCK\_L2\_ITW** Fetches the specified block of cache granules to the L2 cache and locks them there with intend to write attribute.

**CME\_DUNLOCKB\_L2** Unlocks the specified block of cache granules in the L2 cache.

**CME\_DCMB\_SYNC\_L1** Synchronizes the L1 data cache granules with the L2 cache. Flushes SGB

**CME\_DCMB\_FLUSH\_L12** Invalidates the specific block of L1 data cache granules and flushes this block from L2 cache to the memory. Does not flush SGB.

**CME\_DCMB\_INVAL\_L1** Invalidates the specific block of L1 data cache granules. Does not flush SGB.

**CME\_DCMB\_INVAL\_L12** Invalidates the specific block of L1 data cache and L2 cache granules. Does not flush SGB.

**CME\_PFETCHB\_L12** Fetches the specified cache granule to the L2 cache and L1 program cache.

**CME\_PFETCHB\_L2** Fetches the specified cache granule to the L2 cache.

**CME\_PFETCHB\_LCK\_L2** Fetches the specified block of cache granules to the L2 cache and locks them there.

**CME\_PUNLOCKB\_L2** Unlocks the specified block of cache granules in the L2 cache.

**CME\_PCMB\_INVAL\_L1** Invalidates the specific block of L1 program cache granules.

**CME\_PCMB\_INVAL\_L12** Invalidates the specific block of L1 program cache and L2 cache granules.

### 2.4.8.2.5.6 enum os\_l2\_cache\_bank\_id

Enumeration of L2 cache Bank numbers.

Enumerator

**L2\_CACHE\_BANK\_0** L2 Cache bank 0.

**L2\_CACHE\_BANK\_1** L2 Cache bank 1.  
**L2\_CACHE\_BANK\_2** L2 Cache bank 2.  
**L2\_CACHE\_BANK\_3** L2 Cache bank 3.

#### 2.4.8.2.5.7 enum os\_l2\_cache\_way\_id

Enumeration of L2 cache way numbers.

Enumerator

**L2\_CACHE WAY\_0** L2 Cache way 0.  
**L2\_CACHE WAY\_1** L2 Cache way 1.  
**L2\_CACHE WAY\_2** L2 Cache way 2.  
**L2\_CACHE WAY\_3** L2 Cache way 3.  
**L2\_CACHE WAY\_4** L2 Cache way 4.  
**L2\_CACHE WAY\_5** L2 Cache way 5.  
**L2\_CACHE WAY\_6** L2 Cache way 6.  
**L2\_CACHE WAY\_7** L2 Cache way 7.  
**L2\_CACHE WAY\_8** L2 Cache way 8.  
**L2\_CACHE WAY\_9** L2 Cache way 9.  
**L2\_CACHE WAY\_10** L2 Cache way 10.  
**L2\_CACHE WAY\_11** L2 Cache way 11.  
**L2\_CACHE WAY\_12** L2 Cache way 12.  
**L2\_CACHE WAY\_13** L2 Cache way 13.  
**L2\_CACHE WAY\_14** L2 Cache way 14.  
**L2\_CACHE WAY\_15** L2 Cache way 15.

#### 2.4.8.2.5.8 enum os\_l2\_cache\_lock\_status

Enumeration of L2 Lock status.

Enumerator

**L2\_CACHE\_ADDRESS\_UNLOCKED** Address is not Locked in the L2 Cache.  
**L2\_CACHE\_ADDRESS\_LOCKED** Address is Locked in the L2 Cache.

#### 2.4.8.2.5.9 enum os\_l2\_cache\_coherency\_status

Enumeration of L2 coherency status.

Enumerator

**L2\_CACHE\_ADDRESS\_INVALID** Address is invalid in the L2 Cache.  
**L2\_CACHE\_ADDRESS\_SHARED** Address is shared between more than one L2 cache.  
**L2\_CACHE\_ADDRESS\_EXCLUSIVE** Address is valid in the only in this L2 Cache.  
**L2\_CACHE\_ADDRESS\_MODIFIED** Address is dirty in the L2 Cache.

## System Memory Management

### 2.4.8.2.5.10 enum os\_l1\_cache\_way\_id

Enumeration of L1 cache way numbers.

Enumerator

- L1\_CACHE WAY\_0** L1 Cache way 0.
- L1\_CACHE WAY\_1** L1 Cache way 1.
- L1\_CACHE WAY\_2** L1 Cache way 2.
- L1\_CACHE WAY\_3** L1 Cache way 3.
- L1\_CACHE WAY\_4** L1 Cache way 4.
- L1\_CACHE WAY\_5** L1 Cache way 5.
- L1\_CACHE WAY\_6** L1 Cache way 6.
- L1\_CACHE WAY\_7** L1 Cache way 7.

### 2.4.8.2.5.11 enum os\_l1\_cache\_hit\_indication

Enumeration of L1 Hit indication.

Enumerator

- L1\_CACHE\_ADDRESS\_MISS** Address is not in the L1 Cache.
- L1\_CACHE\_ADDRESS\_HIT** Address is in the L1 Cache.

### 2.4.8.2.5.12 enum os\_sgb\_hit\_indication

Enumeration of SGB Hit indication.

Enumerator

- SGB\_ADDRESS\_MISS** Address is not in the SGB Cache.
- SGB\_ADDRESS\_HIT** Address is in the SGB Cache.

### 2.4.8.2.5.13 enum os\_l1\_cache\_edc\_error\_status

Enumeration of L1 EDC error status.

Enumerator

- L1\_CACHE\_NO\_EDC\_ERROR** No EDC error in L1.
- L1\_CACHE\_EDC\_ERROR\_WAS\_DETECTED** L1 EDC error was detected. Returned data is not corrected

#### 2.4.8.2.5.14 enum os\_mem\_L1\_ext\_err

Enumeration of L1 external memory error indication.

Enumerator

**L1\_NO\_EXTER\_MEM\_ERROR** No external memory error in L1.

**L1\_EXTER\_MEM\_ERROR\_WAS\_DETECTED** External memory error was detected.

#### 2.4.8.2.5.15 enum os\_mem\_cacheable\_descriptor\_hit

Enumeration of Non cacheable descriptor hit indication.

Enumerator

**CACHEABLE\_DESCRIPTOR\_HIT** Cacheable descriptor hit.

**NO\_CACHEABLE\_DESCRIPTOR\_HIT** Non cacheable descriptor hit.

#### 2.4.8.2.5.16 enum os\_mem\_bank\_0\_indication

Enumeration of Bank 0 indication.

Enumerator

**EXTERNAL\_ACCESS** External access that goes through the L2 cache.

**BANK\_0\_ACCESS** Bank 0 access.

#### 2.4.8.2.5.17 enum os\_mem\_mmu\_error\_status

Enumeration of MMU error status.

Enumerator

**MMUE\_MULTIPLE\_SEGMENT\_HIT** Query has multiple segment descriptor hit error reported by MMU.

**MMUE\_SEGMENT\_MISS\_ERROR** Query has segment miss error reported by MMU.

**MMUE\_PERIPHERAL\_ERROR** Query has peripheral error reported by MMU. DQUERY.L12 accesses bank 0 descriptor

**MMUE\_SEGMENT\_MISS\_WHEN\_PROTECTION\_DISABLED** Query detected segment miss when protection is disabled.

**QUERY\_HAS\_NO\_MMU\_ERROR\_REPORTED** Query has no errors reported by MMU.

### 2.4.8.2.6 Function Documentation

#### 2.4.8.2.6.1 os\_status osCmeExtQuery ( uint8\_t task\_id, os\_const\_virt\_ptr virt\_addr, os\_cme\_external\_query\_type cme\_external\_query, cme\_external\_query\_result\_t \* cme\_external\_query\_result )

## System Memory Management

Returns the virtual address cache parameters.

Parameters

in	<i>task_id</i>	- Task ID of the cache instruction - Valid for query instructions.
in	<i>virt_addr</i>	- virtual address to verify its cache parameters - Valid for query instructions..
in	<i>cme_external_query</i>	- The type of external query to perform.
out	<i>cme_external_query_result</i>	- Holds the result of the query operation - Valid for query instructions.

Return values

<i>OS_SUCCESS</i>
-------------------

#### **2.4.8.2.6.2 `os_status osCMeMaintenanceInstruction ( os_cme_maintenance_instruction_params_t cme_maintenance_instruction_params, uint8_t * channel )`**

Perform CME maintenance instruction.

Parameters

in	<i>cme_maintenance_instruction_params</i>	- Holds the l2 cache parameters of the virtual address.
out	<i>channel</i>	- Index of CME channel allocated for core cache maintenance instruction.

Return values

<i>OS_SUCCESS</i>
-------------------

#### **2.4.8.2.6.3 `uint8_t osCmelsDataMaintenanceInstructionInProgress ( uint8_t channel_mask )`**

returns if CME maintenance instruction is still in progress.

Parameters

in	<i>channel_mask</i>	- channels(bit mask) to query about- for all channels (0xff) .
----	---------------------	--

## System Memory Management

Return values

<i>channel</i>	mask: '1' - Channels are in working state (active). '0' - Channels are in empty state (idle).
----------------	---

### 2.4.8.2.6.4 uint8\_t osCmelsProgMaintenanceInstructionInProgress ( uint8\_t *channel\_mask* )

returns if CME maintenance instruction is still in progress.

Parameters

in	<i>channel_mask</i>	- channels(bit mask) to query about- for all channels (0xff) .
----	---------------------	--

Return values

<i>channel</i>	mask: '1' - Channels are in working state (active). '0' - Channels are in empty state (idle).
----------------	---

### 2.4.8.2.6.5 os\_status osCacheStoreBarrier ( uint32\_t *cache\_policy* )

Perform store barrier between two stores action to ensure chronological order.

Parameters

in	<i>cache_policy</i>	- Cache policy of the application. when cache policy is unknown it is recommended to use NOT_CACHED. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Order is important only in L1 cache. L2_CACHED Cacheable in L2 cache only L1_L2_CAC↔ HED Cacheable in L1 and L2 cache
----	---------------------	---

Return values

<i>OS_SUCCESS</i>
-------------------

### 2.4.8.2.6.6 os\_status osCacheLoadBarrier ( uint32\_t *cache\_policy* )

Perform Load barrier between two loads action to ensure chronological order.

Parameters

in	<i>cache_policy</i>	- Cache policy of the application. when cache policy is unknown it is recommended to use NOT_CACHED. options: NOT_CACHE↔ D Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CAC↔ ED Cacheable in L1 and L2 cache
----	---------------------	--

Return values

<i>OS_SUCCESS</i>
-------------------

#### 2.4.8.2.6.7 **os\_status osCacheL2DataLock ( *l2\_cache\_pf\_params\_t params, bool operation* )**

Perform prefetch of data to l2 cache and lock/unlock the prefetch mechanism (M2).

Parameters

in	<i>params</i>	- L2 Cache prefetch configuration parameters
in	<i>operation</i>	- OS_LOCK_L2/OS_UNLOCK_L2 commands.

Return values

<i>OS_SUCCESS</i>	- The return value indicate a successful allocation of a CME channel.
-------------------	---

&cautions This function does not intend to ensure that the CME command has been executed. To ensure that the Data has been locked in the L2 cache you can use [osCacheL2Query\(\)](#) on the same address which indicate if this address has been locked in the L2 cache.

#### 2.4.8.2.6.8 **os\_status osCacheL2ProgLock ( *l2\_cache\_pf\_params\_t params, bool operation* )**

Perform prefetch of Program to l2 cache and lock/unlock the prefetch mechanism (M2).

Parameters

in	<i>params</i>	- L2 Cache prefetch configuration parameters
in	<i>operation</i>	- LOCK_L2/UNLOCK_L2 commands.

Return values

<i>OS_SUCCESS</i>	- The return value indicate a successful allocation of a CME channel.
-------------------	---

#### 2.4.8.2.6.9 **os\_status osCacheL2SetPartitioning ( *uint8\_t Partition\_Id, uint32\_t allocation\_mask, uint32\_t way\_mask* )**

Set partition configuration for selected partition identifier.

Parameters

in	<i>Partition_Id</i>	- L2 Cache partition identifier.
----	---------------------	----------------------------------

## System Memory Management

in	<i>allocation_← mask</i>	- The allocation possibilities bit-mask for the selected partition identifier.
in	<i>way_mask</i>	- L2 Cache Way-mask for the selected partition identifier.

Return values

<i>OS_SUCCESS</i>
-------------------

### 2.4.8.2.6.10 **uint32\_t osCacheL2GetDefaultPartitionWayMask ( )**

Get the currently default partition Way configuration.

Return values

<i>L2</i>	Cache Way-mask of the default partition slot.
-----------	---

### 2.4.8.2.6.11 **os\_status osCacheL2Query ( os\_const\_virt\_ptr *virt\_addr*, l2\_query\_params\_t \* *l2\_query\_params* )**

Returns the virtual address L2 cache parameters.

Parameters

in	<i>virt_addr</i>	- virtual address to verify its cache parameters.
out	<i>l2_query_← params</i>	- Holds the l2 cache parameters of the virtual address.

Return values

<i>OS_SUCCESS</i>
-------------------

### 2.4.8.2.6.12 **os\_status osCacheL2GlobalLockClear ( )**

clears lock bits regardless of cache enablement.

Return values

<i>OS_SUCCESS</i>
-------------------

### 2.4.8.2.6.13 **void osCacheL2ClearPartition ( )**

Restores L2 cache partition policy to default.

Return values

None
------

#### 2.4.8.2.6.14 os\_status osCacheL2FastGlobalFlush ( )

causes all coherency granules in the modified state to be written back to backing store and all L2 entries changed to the invalid state. Clears the Cache partitions settings.

Return values

OS_SUCCESS
------------

#### 2.4.8.2.6.15 os\_status osSpecificCacheL2GlobalFlush ( uint8\_t cluster\_num )

in a given cluster, causes all coherency granules in the modified state to be written back to backing store and all L2 entries changed to the invalid state.

Parameters

in	cluster_num	- cluster number for which L2 cache will be flushed .
----	-------------	---

Return values

OS_SUCCESS
------------

#### 2.4.8.2.6.16 os\_status osCacheL2GlobalFlush ( )

causes all coherency granules in the modified state to be written back to backing store and all L2 entries changed to the invalid state.

Return values

OS_SUCCESS
------------

## 2.5 Interrupts

### 2.5.1 Overview

#### Modules

- Software Interrupts API
- Hardware Interrupts API
- Virtual Interrupts API

## Interrupts

### 2.5.2 Software Interrupts API

#### 2.5.2.1 Overview

Software Interrupts setup and control.

#### Modules

- Software Interrupts Runtime

#### 2.5.2.2 Software Interrupts Runtime

##### 2.5.2.2.1 Overview

#### Functions

- os\_status [osSwiCreate](#) (os\_swi\_function handler, os\_swi\_handle swi\_num, os\_swi\_priority priority, os\_user\_id user\_id)
- os\_status [osSwiDelete](#) (os\_swi\_handle swi\_num)
- os\_status [osSwiActivate](#) (os\_swi\_handle swi\_num)
- void [osSwiEnable](#) (os\_swi\_priority priority)
- os\_swi\_priority [osSwiDisable](#) ()
- os\_status [osSwiCountInc](#) (os\_swi\_handle swi\_num)
- os\_status [osSwiCountDec](#) (os\_swi\_handle swi\_num)
- os\_status [osSwiCountGet](#) (os\_swi\_handle swi\_num, os\_swi\_count \*count)
- os\_status [osSwiCountSet](#) (os\_swi\_handle swi\_num, os\_swi\_count count)
- os\_status [osSwiPriorityGet](#) (os\_swi\_handle swi\_num, os\_swi\_priority \*priority)
- os\_status [osSwiPrioritySet](#) (os\_swi\_handle swi\_num, os\_swi\_priority priority)
- os\_swi\_status [osSwiStatus](#) (os\_swi\_handle swi\_num)
- os\_status [osSwiFind](#) (os\_swi\_handle \*swi\_num)
- os\_status [osSwiSelf](#) (os\_swi\_handle \*swi\_num)

#### SWI Objects values

SWI objects can be created dynamically by using [osSwiFind\(\)](#) or they can be statically referenced by the definitions below.

- #define [OS\\_SWI0](#) 0
- #define [OS\\_SWI1](#) 1
- #define [OS\\_SWI2](#) 2
- #define [OS\\_SWI3](#) 3
- #define [OS\\_SWI4](#) 4
- #define [OS\\_SWI5](#) 5
- #define [OS\\_SWI6](#) 6
- #define [OS\\_SWI7](#) 7
- #define [OS\\_SWI8](#) 8
- #define [OS\\_SWI9](#) 9
- #define [OS\\_SWI10](#) 10
- #define [OS\\_TIMER\\_SWI](#) [OS\\_SWI0](#)

## SWI Priorities

- #define OS\_SWI\_PRIORITY0 0
- #define OS\_SWI\_PRIORITY1 1
- #define OS\_SWI\_PRIORITY2 2
- #define OS\_SWI\_PRIORITY3 3
- #define OS\_SWI\_PRIORITY4 4
- #define OS\_SWI\_PRIORITY5 5
- #define OS\_SWI\_PRIORITY6 6
- #define OS\_SWI\_PRIORITY7 7
- #define OS\_SWI\_PRIORITY8 8
- #define OS\_SWI\_PRIORITY9 9
- #define OS\_SWI\_PRIORITY10 10
- #define OS\_SWI\_PRIORITY11 11
- #define OS\_SWI\_PRIORITY12 12
- #define OS\_SWI\_PRIORITY13 13
- #define OS\_SWI\_PRIORITY14 14
- #define OS\_SWI\_PRIORITY15 15
- #define OS\_SWI\_PRIORITY\_ALL 16
- #define OS\_SWI\_PRIORITY\_NONE 254

## SWI Status values (of os\_swi\_status)

- #define OS\_SWI\_UNUSED 0
- #define OS\_SWI\_DELETED 1
- #define OS\_SWI\_ACQUIRED 2
- #define OS\_SWI\_CREATED 3
- #define OS\_SWI\_READY 4

### 2.5.2.2.2 Macro Definition Documentation

#### 2.5.2.2.2.1 #define OS\_SWI0 0

Reserved for OS Tick functionality.

#### 2.5.2.2.2.2 #define OS\_SWI1 1

software interrupt number 1

#### 2.5.2.2.2.3 #define OS\_SWI2 2

software interrupt number 2

#### 2.5.2.2.2.4 #define OS\_SWI3 3

software interrupt number 3

#### 2.5.2.2.2.5 #define OS\_SWI4 4

software interrupt number 4

## Interrupts

### **2.5.2.2.6 #define OS\_SWI5 5**

software interrupt number 5

### **2.5.2.2.7 #define OS\_SWI6 6**

software interrupt number 6

### **2.5.2.2.8 #define OS\_SWI7 7**

software interrupt number 7

### **2.5.2.2.9 #define OS\_SWI8 8**

software interrupt number 8

### **2.5.2.2.10 #define OS\_SWI9 9**

software interrupt number 9

### **2.5.2.2.11 #define OS\_SWI10 10**

software interrupt number 10

### **2.5.2.2.12 #define OS\_TIMER\_SWI OS\_SWI0**

Equals OS\_SWI0 - reserved for OS Tick functionality.

### **2.5.2.2.13 #define OS\_SWI\_PRIORITY0 0**

Highest SWI priority.

### **2.5.2.2.14 #define OS\_SWI\_PRIORITY1 1**

software interrupt priority 1

### **2.5.2.2.15 #define OS\_SWI\_PRIORITY2 2**

software interrupt priority 2

### **2.5.2.2.16 #define OS\_SWI\_PRIORITY3 3**

software interrupt priority 3

### **2.5.2.2.17 #define OS\_SWI\_PRIORITY4 4**

software interrupt priority 4

### **2.5.2.2.18 #define OS\_SWI\_PRIORITY5 5**

software interrupt priority 5

**2.5.2.2.19 #define OS\_SWI\_PRIORITY6 6**

software interrupt priority 6

**2.5.2.2.20 #define OS\_SWI\_PRIORITY7 7**

software interrupt priority 7

**2.5.2.2.21 #define OS\_SWI\_PRIORITY8 8**

software interrupt priority 8

**2.5.2.2.22 #define OS\_SWI\_PRIORITY9 9**

software interrupt priority 9

**2.5.2.2.23 #define OS\_SWI\_PRIORITY10 10**

software interrupt priority 10

**2.5.2.2.24 #define OS\_SWI\_PRIORITY11 11**

software interrupt priority 11

**2.5.2.2.25 #define OS\_SWI\_PRIORITY12 12**

software interrupt priority 12

**2.5.2.2.26 #define OS\_SWI\_PRIORITY13 13**

software interrupt priority 13

**2.5.2.2.27 #define OS\_SWI\_PRIORITY14 14**

software interrupt priority 14

**2.5.2.2.28 #define OS\_SWI\_PRIORITY15 15**

software interrupt priority 15

**2.5.2.2.29 #define OS\_SWI\_PRIORITY\_ALL 16**

software interrupt priority 16

**2.5.2.2.30 #define OS\_SWI\_PRIORITY\_NONE 254**

Disabled SWI priority.

**2.5.2.2.31 #define OS\_SWI\_UNUSED 0**

software interrupt status unused

## Interrupts

### 2.5.2.2.32 #define OS\_SWI\_DELETED 1

software interrupt status deleted

### 2.5.2.2.33 #define OS\_SWI\_ACQUIRED 2

software interrupt status aquired

### 2.5.2.2.34 #define OS\_SWI\_CREATED 3

software interrupt status created

### 2.5.2.2.35 #define OS\_SWI\_READY 4

software interrupt status ready

## 2.5.2.2.3 Function Documentation

### 2.5.2.2.3.1 os\_status osSwiCreate ( os\_swi\_function *handler*, os\_swi\_handle *swi\_num*, os\_swi\_priority *priority*, os\_user\_id *user\_id* )

Attaches an interrupt handler to a software interrupt.

Parameters

in	<i>handler</i>	- The software interrupt function.
in	<i>swi_num</i>	- The software interrupt number.
in	<i>priority</i>	- The software interrupt priority.
in	<i>user_id</i>	- User ID - currently not in use.

Return values

<i>OS_SUCCESS</i>	- The software interrupt handler was successfully attached.
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.
<i>OS_ERR_SWI_FUNCTION_INVALID</i>	- NULL software interrupt handler.
<i>OS_ERR_SWI_PRIORITY_INVALID</i>	- Invalid software interrupt priority.
<i>OS_ERR_SWI_ALREADY_CREATED</i>	- The software interrupt was already created.

### 2.5.2.2.3.2 os\_status osSwiDelete ( os\_swi\_handle *swi\_num* )

Detaches the given software interrupt from its handler.

Parameters

in	<i>swi_num</i>	- The software interrupt number.
----	----------------	----------------------------------

Return values

<i>OS_SUCCESS</i>	- The software interrupt handler was successfully detached.
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.
<i>OS_ERR_SWI_NOT_CREATED</i>	- The software interrupt was not created, or it was already deleted.

#### 2.5.2.2.3.3 **os\_status osSwiActivate ( os\_swi\_handle swi\_num )**

Activates the given software interrupt.

Parameters

in	<i>swi_num</i>	- The software interrupt number.
----	----------------	----------------------------------

Return values

<i>OS_SUCCESS</i>	- The software interrupt was successfully activated.
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.
<i>OS_ERR_SWI_NOT_CREATED</i>	- The software interrupt was not created, or it was already deleted.

#### 2.5.2.2.3.4 **void osSwiEnable ( os\_swi\_priority priority )**

Enables all software interrupts with a given priority.

Parameters

in	<i>priority</i>	- Priority of software interrupts to enable.
----	-----------------	--

#### 2.5.2.2.3.5 **os\_swi\_priority osSwiDisable ( )**

Disables all software interrupts.

Returns

Previous enabled priority of software interrupts

## Interrupts

### 2.5.2.2.3.6 **os\_status osSwiCountInc ( os\_swi\_handle *swi\_num* )**

Increments the count of the given software interrupt.

The software interrupt will also be activated.

Parameters

in	<i>swi_num</i>	- The software interrupt number.
----	----------------	----------------------------------

Return values

<i>OS_SUCCESS</i>	- The software interrupt count was incremented and activated.
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.
<i>OS_ERR_SWI_NOT_CREATED</i>	- The software interrupt was not created, or it was already deleted.

#### 2.5.2.2.3.7 **os\_status osSwiCountDec ( os\_swi\_handle *swi\_num* )**

Decrements the count of the given software interrupt.

The software interrupt will also be activated if the count is zero after the operation.

Parameters

in	<i>swi_num</i>	- The software interrupt number.
----	----------------	----------------------------------

Return values

<i>OS_SUCCESS</i>	- The count was decremented successfully (may be followed by activation).
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.
<i>OS_ERR_SWI_NOT_CREATED</i>	- The software interrupt was not created, or it was already deleted.

#### 2.5.2.2.3.8 **os\_status osSwiCountGet ( os\_swi\_handle *swi\_num*, os\_swi\_count \* *count* )**

Gets the count of the given software interrupt.

Parameters

in	<i>swi_num</i>	- The software interrupt number.
out	<i>count</i>	- Receives the software interrupt count.

Return values

<i>OS_SUCCESS</i>	- The value in <i>count</i> is valid.
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.
<i>OS_ERR_SWI_NOT_CREATED</i>	- The software interrupt was not created, or it was already deleted.

#### 2.5.2.2.3.9 **os\_status osSwiCountSet ( os\_swi\_handle *swi\_num*, os\_swi\_count *count* )**

## Interrupts

Sets the count of the given software interrupt.

Parameters

in	<i>swi_num</i>	- The software interrupt number.
in	<i>count</i>	- The new software interrupt count.

Return values

<i>OS_SUCCESS</i>	- The software interrupt count was set.
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.
<i>OS_ERR_SWI_NOT_CREATED</i>	- The software interrupt was not created, or it was already deleted.

#### 2.5.2.2.3.10 **os\_status osSwiPriorityGet ( os\_swi\_handle *swi\_num*, os\_swi\_priority \* *priority* )**

Gets the priority of the given software interrupt.

Parameters

in	<i>swi_num</i>	- The software interrupt number.
out	<i>priority</i>	- Receives the software interrupt priority.

Return values

<i>OS_SUCCESS</i>	- The value in <i>priority</i> is valid.
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.
<i>OS_ERR_SWI_NOT_CREATED</i>	- The software interrupt was not created, or it was already deleted.

#### 2.5.2.2.3.11 **os\_status osSwiPrioritySet ( os\_swi\_handle *swi\_num*, os\_swi\_priority *priority* )**

Sets the priority of the given software interrupt.

Parameters

in	<i>swi_num</i>	- The software interrupt number.
in	<i>priority</i>	- The new software interrupt priority.

Return values

<i>OS_SUCCESS</i>	- The software interrupt priority was set.
<i>OS_ERR_SWI_INVALID</i>	- Invalid software interrupt number.

## Interrupts

<i>OS_ERR_SWI_PRIORITY_INVALID</i>	- Invalid software interrupt priority.
<i>OS_ERR_SWI_NOT_CREATED</i>	- The software interrupt was not created, or it was already deleted.

### Warning

The new priority will be valid only for the next activation.

### 2.5.2.2.3.12 **os\_swi\_status osSwiStatus ( os\_swi\_handle *swi\_num* )**

Gets the status of the given software interrupt.

#### Parameters

<i>in</i>	<i>swi_num</i>	- The software interrupt number.
-----------	----------------	----------------------------------

#### Returns

The status of the specified software interrupt; if the software interrupt is not valid, SWI\_UNUSED will be returned.

### 2.5.2.2.3.13 **os\_status osSwiFind ( os\_swi\_handle \* *swi\_num* )**

Finds the first available software interrupt number.

#### Parameters

<i>out</i>	<i>swi_num</i>	- Receives the software interrupt number.
------------	----------------	---

#### Return values

<i>OS_SUCCESS</i>	- Found an available software interrupt number.
<i>OS_ERR_SWI_UNAVAILABLE</i>	- No software interrupt number is available.

### 2.5.2.2.3.14 **os\_status osSwiSelf ( os\_swi\_handle \* *swi\_num* )**

Gets the number of the currently active software interrupt.

## Parameters

<code>out</code>	<code>swi_num</code>	- Receives the active software interrupt number.
------------------	----------------------	--

## Return values

<code>OS_SUCCESS</code>	- The value in <code>swi_num</code> is valid.
<code>OS_ERR_SWI_NOT_ACTIVE</code>	- No software interrupt is active; the function was not called from within an active software interrupt function.

## 2.5.3 Hardware Interrupts API

### 2.5.3.1 Overview

Hardware Interrupts setup and control.

#### Macros

- `#define osHwiRemove osHwiDelete`
- `#define osHwiGetGPIO(hwi_num) osHwiGpioMap(hwi_num)`

#### Functions

- `void EI()`
- `void DI()`
- `void osHwiSwiftDisableNoLog()`
- `void osHwiSwiftEnableNoLog()`
- `void osHwiSwiftNestReduce()`
- `os_status osHwiCreate(os_hwi_handle hwi_num, os_hwi_priority priority, os_hwi_mode mode, os_hwi_function handler, os_hwi_arg argument)`
- `os_status osHwiDispatcherCreate(os_hwi_handle hwi_num, os_hwi_priority priority, os_hwi_mode mode, os_hwi_function handler, os_hwi_arg argument, os_hwi_dispatcher dispatcher)`
- `os_status osHwiIsCreated(os_hwi_handle hwi_num, bool *created)`
- `os_status osHwiDelete(os_hwi_handle hwi_num)`
- `os_status osHwiMultiplexedCreate(os_hwi_handle hwi_num, os_hwi_priority priority, os_hwi_mode mode, os_hwi_function handler, os_hwi_arg argument)`
- `os_status osHwiMultiplexedDispatcherCreate(os_hwi_handle hwi_num, os_hwi_priority priority, os_hwi_mode mode, os_hwi_function handler, os_hwi_arg argument, os_hwi_dispatcher dispatcher)`
- `os_status osHwiMultiplexedDelete(os_hwi_handle hwi_num, os_hwi_function handler, os_hwi_arg argument)`
- `os_status osHwiPrioritySet(os_hwi_handle hwi_num, os_hwi_priority priority)`
- `os_status osHwiPendingClear(os_hwi_handle hwi_num)`
- `os_status osHwiVectorInstall(os_hwi_handle hwi_num, os_hwi_priority priority, os_hwi_function handler)`
- `os_hwi_status osHwiDisable()`
- `void osHwiEnable(os_hwi_status prev_status)`
- `void osHwiSwiftDisable()`

## Interrupts

- void `osHwiSwiftEnable()`
- os\_status `osHwiGpioMap(os_hwi_handle hwi_num, unsigned int *gpio_pin)`
- os\_status `osHwiGpioIrqConfigure(os_hwi_handle hwi_num)`
- void `invoke_interrupt(uint32_t num)`

### 2.5.3.2 Macro Definition Documentation

#### 2.5.3.2.1 `#define osHwiRemove osHwiDelete`

see 'osHwiDelete'

#### 2.5.3.2.2 `#define osHwiGetGPIO( hwi_num ) osHwiGpioMap(hwi_num)`

see 'osHwiGpioMap'

### 2.5.3.3 Function Documentation

#### 2.5.3.3.1 `void EI( )`

Interrupts Enable compiler function.

Warning

The function signature is for documentation purposes only

#### 2.5.3.3.2 `void DI( )`

Interrupts Disable compiler function.

Warning

The function signature is for documentation purposes only

#### 2.5.3.3.3 `void osHwiSwiftDisableNoLog( )`

Disable interrupts, no OS logging performed.

## Warning

The function signature is for documentation purposes only

**2.5.3.3.4 void osHwiSwiftEnableNoLog( )**

Enable interrupts, no OS logging performed.

## Warning

The function signature is for documentation purposes only

**2.5.3.3.5 void osHwiSwiftNestReduce( )**

Reduce interrupt disabling nesting.

## Warning

The function signature is for documentation purposes only

**2.5.3.3.6 os\_status osHwiCreate( os\_hwi\_handle hwi\_num, os\_hwi\_priority priority, os\_hwi\_mode mode, os\_hwi\_function handler, os\_hwi\_arg argument )**

Installs an interrupt handler in the OS dispatcher.

This function sets the interrupt priority in the interrupt assignment register and enables the interrupt.

## Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
in	<i>priority</i>	- The interrupt priority.
in	<i>mode</i>	- The interrupt mode.
in	<i>handler</i>	- The interrupt function (ISR).
in	<i>argument</i>	- Argument to be passed to the interrupt function.

## Interrupts

Return values

<i>OS_SUCCESS</i>	- The interrupt handler was successfully installed.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).
<i>OS_ERR_HWI_MODE_INVALID</i>	- Invalid interrupt mode.
<i>OS_ERR_HWI_FUNCTION_INVALID</i>	- NULL interrupt handler.
<i>OS_ERR_HWI_PRIORITY_INVALID</i>	- Invalid interrupt priority.

**2.5.3.3.7 `os_status osHwiDispatcherCreate ( os_hwi_handle hwi_num, os_hwi_priority priority, os_hwi_mode mode, os_hwi_function handler, os_hwi_arg argument, os_hwi_dispatcher dispatcher )`**

Installs an interrupt handler on a specific OS dispatcher.

This function sets the interrupt priority in the interrupt assignment register and enables the interrupt.

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
in	<i>priority</i>	- The interrupt priority.
in	<i>mode</i>	- The interrupt mode.
in	<i>handler</i>	- The interrupt function (ISR).
in	<i>argument</i>	- Argument to be passed to the interrupt function.
in	<i>dispatcher</i>	- Dispatcher to use.

Return values

<i>OS_SUCCESS</i>	- The interrupt handler was successfully installed.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).
<i>OS_ERR_HWI_MODE_INVALID</i>	- Invalid interrupt mode.
<i>OS_ERR_HWI_FUNCTION_INVALID</i>	- NULL interrupt handler.
<i>OS_ERR_HWI_PRIORITY_INVALID</i>	- Invalid interrupt priority.

**2.5.3.3.8 `os_status osHwiIsCreated ( os_hwi_handle hwi_num, bool * created )`**

Queries whether the interrupt was already registered.

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
out	<i>created</i>	- Will be set to TRUE if created or FALSE if not.

Return values

<i>OS_SUCCES</i>	- The interrupt handler was installed.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).

Warning

May only be called for interrupts in the Hardware Interrupt Controller

#### 2.5.3.3.9 **os\_status osHwiDelete ( os\_hwi\_handle *hwi\_num* )**

Detaches an interrupt handler from the OS dispatcher.

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
----	----------------	----------------------------------

Return values

<i>OS_SUCCESS</i>	- The interrupt handler was successfully detached.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).

#### 2.5.3.3.10 **os\_status osHwiMultiplexedCreate ( os\_hwi\_handle *hwi\_num*, os\_hwi\_priority *priority*, os\_hwi\_mode *mode*, os\_hwi\_function *handler*, os\_hwi\_arg *argument* )**

Installs or adds to a multiplexed interrupt handler in the OS dispatcher.

This function sets the interrupt priority in the interrupt assignment register and enables the interrupt.

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
in	<i>priority</i>	- The interrupt priority.
in	<i>mode</i>	- The interrupt mode.
in	<i>handler</i>	- The interrupt function (ISR).
in	<i>argument</i>	- Argument to be passed to the interrupt function.

## Interrupts

Return values

<i>OS_SUCCESS</i>	- The interrupt handler was successfully installed.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).
<i>OS_ERR_HWI_MODE_INVALID</i>	- Invalid interrupt mode.
<i>OS_ERR_HWI_FUNCTION_INVALID</i>	- NULL interrupt handler.
<i>OS_ERR_HWI_PRIORITY_INVALID</i>	- Invalid interrupt priority.
<i>OS_ERR_NO_MEMORY</i>	- can't create an entry for multiplexed interrupt information

**2.5.3.3.11 `os_status osHwiMultiplexedDispatcherCreate ( os_hwi_handle hwi_num, os_hwi_priority priority, os_hwi_mode mode, os_hwi_function handler, os_hwi_arg argument, os_hwi_dispatcher dispatcher )`**

Installs or adds to a multiplexed interrupt handler in the OS dispatcher.

This function sets the interrupt priority in the interrupt assignment register and enables the interrupt.

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
in	<i>priority</i>	- The interrupt priority.
in	<i>mode</i>	- The interrupt mode.
in	<i>handler</i>	- The interrupt function (ISR).
in	<i>argument</i>	- Argument to be passed to the interrupt function.
in	<i>dispatcher</i>	- Dispatcher to use.

Return values

<i>OS_SUCCESS</i>	- The interrupt handler was successfully installed.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).
<i>OS_ERR_HWI_MODE_INVALID</i>	- Invalid interrupt mode.
<i>OS_ERR_HWI_FUNCTION_INVALID</i>	- NULL interrupt handler.
<i>OS_ERR_HWI_PRIORITY_INVALID</i>	- Invalid interrupt priority.

**2.5.3.3.12 `os_status osHwiMultiplexedDelete ( os_hwi_handle hwi_num, os_hwi_function handler, os_hwi_arg argument )`**

Removes an entry from a multiplexed interrupt handler in the OS dispatcher.

## Interrupts

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
in	<i>handler</i>	- The interrupt function (ISR).
in	<i>argument</i>	- Argument to be passed to the interrupt function.

Return values

<i>OS_SUCCESS</i>	- The interrupt handler was successfully installed.
<i>OS_FAIL</i>	- Removing during active interrupt.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).
<i>OS_ERR_HWI_COMM↔ AND_INVALID</i>	- Called for a non multiplexed interrupt.
<i>OS_ERR_ALREADY_F↔ REE</i>	- Already removed this entry.

### 2.5.3.3.13 **os\_status osHwiPrioritySet ( os\_hwi\_handle *hwi\_num*, os\_hwi\_priority *priority* )**

Sets the priority of the given hardware interrupt.

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
in	<i>priority</i>	- The new interrupt priority.

Return values

<i>OS_SUCCESS</i>	- The interrupt priority was set.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).
<i>OS_ERR_HWI_PRIORI↔ TY_INVALID</i>	- Invalid interrupt priority.

### 2.5.3.3.14 **os\_status osHwiPendingClear ( os\_hwi\_handle *hwi\_num* )**

Clear pending interrupt bit in interrupt controller

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
----	----------------	----------------------------------

Return values

<i>OS_SUCCESS</i>	- The interrupt priority was set.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).

### **2.5.3.3.15 `os_status osHwiVectorInstall ( os_hwi_handle hwi_num, os_hwi_priority priority, os_hwi_function handler )`**

Installs an interrupt vector directly into the interrupt vector table.

This function lets the interrupt bypass the OS dispatcher. The interrupt must manage the stack, and it cannot call OS functions that try to make a task ready.

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
in	<i>priority</i>	- The interrupt priority.
in	<i>handler</i>	- Pointer to the interrupt function.

Return values

<i>OS_SUCCESS</i>	- The interrupt vector was successfully installed.
<i>OS_ERR_HWI_INVALID</i>	- Invalid interrupt number (source).
<i>OS_ERR_HWI_FUNCION_INVALID</i>	- NULL interrupt handler.
<i>OS_ERR_HWI_PRIORITY_INVALID</i>	- Invalid interrupt priority.

Warning

This function is not supported on all architectures

### **2.5.3.3.16 `os_hwi_status osHwiDisable ( )`**

Disables interrupts and returns last interrupt status (priority).

Returns

Last hardware interrupt status (priority).

## Interrupts

### 2.5.3.3.17 void osHwiEnable ( *os\_hwi\_status prev\_status* )

Enables interrupts with a given interrupt status (priority).

This function can be used to keep track of nested calls.

Parameters

<i>in</i>	<i>prev_status</i>	- Value returned from <a href="#">osHwiDisable()</a> .
-----------	--------------------	--

### 2.5.3.3.18 void osHwiSwiftDisable ( )

Disables all interrupts immediately.

### 2.5.3.3.19 void osHwiSwiftEnable ( )

Enables interrupts immediately (does not change priorities).

### 2.5.3.3.20 *os\_status* osHwiGpioMap ( *os\_hwi\_handle hwi\_num, unsigned int \* gpio\_pin* )

Maps external IRQ to GPIO pins.

Parameters

<i>in</i>	<i>hwi_num</i>	- The interrupt number (source).
<i>out</i>	<i>gpio_pin</i>	- The GPIO pin (source).

Return values

<i>OS_SUCCESS</i>	- if mapping is legal
<i>OS_ERR_HWI_INVALID</i>	- if hwi_num is not legal
<i>OS_ERR_COMMAND_</i> ↵ <i>UNSUPPORTED</i>	- on non-supporting architectures

### 2.5.3.3.21 *os\_status* osHwiGpioIRQConfigure ( *os\_hwi\_handle hwi\_num* )

Configures a GPIO pin to IRQ functionality.

Parameters

in	<i>hwi_num</i>	- The interrupt number (source).
----	----------------	----------------------------------

Return values

<i>OS_SUCCESS</i>	- if mapping is legal
<i>OS_ERR_HWI_INVALID</i>	- if hwi_num is not legal
<i>OS_ERR_COMMAND_</i> ↵ <i>UNSUPPORTED</i>	- on non-supporting architectures

### 2.5.3.3.22 void invoke\_interrupt ( uint32\_t num )

invoke an given interrupt

Parameters

in	<i>num</i>	- The number of the Hardware interrupt to invoke.
----	------------	---

## 2.5.4 Virtual Interrupts API

### 2.5.4.1 Overview

Virtual interrupts setup and control.

### Functions

- [os\\_status osVirtualInterruptsInitialize \(\)](#)
- [os\\_status osVirtualInterruptFind \(uint32\\_t \\*interrupt\\_handle\)](#)
- [os\\_status osVirtualInterruptRelease \(uint32\\_t interrupt\\_handle\)](#)
- [os\\_status osVirtualInterruptReserve \(uint32\\_t interrupt\\_handle\)](#)
- [os\\_status osVirtualInterruptActivate \(uint32\\_t interrupt\\_handle\)](#)

### 2.5.4.2 Function Documentation

#### 2.5.4.2.1 os\_status osVirtualInterruptsInitialize ( )

Initialize the virtual interrupts mechanism.

## Interrupts

Return values

<i>os_status</i>
------------------

### 2.5.4.2.2 **os\_status osVirtualInterruptFind ( uint32\_t \* interrupt\_handle )**

Get a virtual interrupt handle.

Parameters

out	<i>interrupt_&lt;→ handle</i>	- Interrupt number, can be used to call osHwiCreate.
-----	-------------------------------	--

Return values

<i>OS_SUCCESS</i>	: Found.
<i>OS_ERR_VIRQ_UNAVAILABLE</i>	: No more virq in the system.

### 2.5.4.2.3 **os\_status osVirtualInterruptRelease ( uint32\_t interrupt\_handle )**

Free a virtual interrupt handle.

Parameters

in	<i>interrupt_&lt;→ handle</i>	- Handle to an interrupt number.
----	-------------------------------	----------------------------------

Return values

<i>OS_SUCCESS</i>
-------------------

### 2.5.4.2.4 **os\_status osVirtualInterruptReserve ( uint32\_t interrupt\_handle )**

Reserve a virtual interrupt handle; Same as [osVirtualInterruptFind\(\)](#) but for a specific VIRQ number.

Parameters

in	<i>interrupt_&lt;→ handle</i>	- Handle to an interrupt number.
----	-------------------------------	----------------------------------

Return values

<i>OS_SUCCESS.</i>
--------------------

#### 2.5.4.2.5 **os\_status osVirtualInterruptActivate ( uint32\_t interrupt\_handle )**

Activate virtual interrupt.

Parameters

out	<i>interrupt_</i> <i>handle</i>	- Interrupt number, received from osVirtualInterruptFind.
-----	------------------------------------	---

Return values

<i>OS_SUCCESS</i> : Activated.
--------------------------------

## 2.6 Timers

### 2.6.1 Overview

Group including all timers supported by the kernel.

#### Modules

- Software Timers API
- Hardware Timers APIF
- CORE Watchdogs API
- OS Tick API
- Hardware Timers Initialization API

### 2.6.2 Software Timers API

#### 2.6.2.1 Overview

Software Timers setup and control.

#### Modules

- Software Timers

## Timers

### OS Software Timer objects values

Software Timer objects can be created dynamically by using `osTimerFind()` or they can be statically referenced by the definitions below.

- `#define OS_TIMER0 0`
- `#define OS_TIMER1 1`
- `#define OS_TIMER2 2`
- `#define OS_TIMER3 3`
- `#define OS_TIMER4 4`
- `#define OS_TIMER5 5`
- `#define OS_TIMER6 6`
- `#define OS_TIMER7 7`
- `#define OS_TIMER8 8`
- `#define OS_TIMER9 9`
- `#define OS_TIMER10 10`

### 2.6.2.2 Software Timers

#### 2.6.2.2.1 Overview

Software Timers setup and control.

#### Functions

- `os_status osTimerCreate (os_timer_handle timer_num, os_timer_mode mode, os_timer_interval interval, os_timer_function handler)`
- `os_status osTimerDelete (os_timer_handle timer_num)`
- `os_status osTimerStart (os_timer_handle timer_num)`
- `os_status osTimerStartDelayed (os_timer_handle timer_num, os_timer_interval delay)`
- `os_status osTimerStop (os_timer_handle timer_num)`
- `os_status osTimerSetInterval (os_timer_handle timer_num, os_timer_interval interval)`
- `os_status osTimerGetDelay (os_timer_handle timer_num, os_timer_interval *delay)`
- `os_status osTimerFind (os_timer_handle *timer_num)`
- `os_status osTimerSelf (os_timer_handle *timer_num)`

#### 2.6.2.2.2 Function Documentation

##### 2.6.2.2.2.1 `os_status osTimerCreate ( os_timer_handle timer_num, os_timer_mode mode, os_timer_interval interval, os_timer_function handler )`

Creates a software timer and sets its parameters.

The timer is not started until you call `osStart()`

Parameters

in	<i>timer_num</i>	- The software timer number.
in	<i>mode</i>	- Timer mode (one-shot, periodic, free-run).
in	<i>interval</i>	- The timer interval (in system ticks).
in	<i>handler</i>	- The function to call when the timer expires.

Return values

<i>OS_SUCCESS</i>	- The timer was successfully created.
<i>OS_ERR_TM_INVALID</i>	- Invalid timer number.
<i>OS_ERR_TM_MODE_INVALID</i>	- Invalid timer mode.
<i>OS_ERR_TM_FUNCTION_INVALID</i>	- NULL timer function.
<i>OS_ERR_TM_ALREADY_CREATED</i>	- The timer is already created.

#### 2.6.2.2.2 **os\_status osTimerDelete ( os\_timer\_handle *timer\_num* )**

Deletes the given software timer from the system.

Parameters

in	<i>timer_num</i>	- The software timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The timer was successfully deleted.
<i>OS_ERR_TM_INVALID</i>	- Invalid timer number.
<i>OS_ERR_TM_NOT_CREATED</i>	- The timer was not created, or it was already deleted.

#### 2.6.2.2.3 **os\_status osTimerStart ( os\_timer\_handle *timer\_num* )**

Starts the given software timer.

This function should be used to start a software timer. This function can be used to start/restart a one-shot software timer.

Parameters

in	<i>timer_num</i>	- The software timer number.
----	------------------	------------------------------

## Timers

Return values

<i>OS_SUCCESS</i>	- The timer was successfully started.
<i>OS_ERR_TM_INVALID</i>	- Invalid timer number.
<i>OS_ERR_TM_NOT_CREATED</i>	- The timer was not created, or it was already deleted.

### 2.6.2.2.2.4 **os\_status osTimerStartDelayed ( os\_timer\_handle *timer\_num*, os\_timer\_interval *delay* )**

Starts the given software timer.

This function should be used to start a software timer. This function can be used to start/restart a one-shot software timer.

Parameters

in	<i>timer_num</i>	- The software timer number.
in	<i>delay</i>	- Delay of first period

Return values

<i>OS_SUCCESS</i>	- The timer was successfully started.
<i>OS_ERR_TM_INVALID</i>	- Invalid timer number.
<i>OS_ERR_TM_NOT_CREATED</i>	- The timer was not created, or it was already deleted.

### 2.6.2.2.2.5 **os\_status osTimerStop ( os\_timer\_handle *timer\_num* )**

Stops the given software timer.

Parameters

in	<i>timer_num</i>	- The software timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The timer was successfully stopped.
<i>OS_ERR_TM_INVALID</i>	- Invalid timer number.
<i>OS_ERR_TM_NOT_CREATED</i>	- The timer was not created, or it was already deleted.

### 2.6.2.2.2.6 **os\_status osTimerSetInterval ( os\_timer\_handle *timer\_num*, os\_timer\_interval *interval* )**

Sets the interval of the given software timer.

Parameters

in	<i>timer_num</i>	- The software timer number.
in	<i>interval</i>	- The new interval for the timer.

Return values

<i>OS_SUCCESS</i>	- The timer interval was successfully set.
<i>OS_ERR_TM_INVALID</i>	- Invalid timer number.
<i>OS_ERR_TM_NOT_CREATED</i>	- The timer was not created, or it was already deleted.

#### 2.6.2.2.2.7 **os\_status osTimerGetDelay ( os\_timer\_handle *timer\_num*, os\_timer\_interval \* *delay* )**

Gets number of ticks left for the timer to fire.

Parameters

in	<i>timer_num</i>	- The software timer number.
out	<i>delay</i>	- Ticks left for timer to fire.

Return values

<i>OS_SUCCESS</i>	- The timer interval was successfully set.
<i>OS_ERR_TM_INVALID</i>	- Invalid timer number.
<i>OS_ERR_TM_NOT_CREATED</i>	- The timer was not created, or it was already deleted.

#### 2.6.2.2.2.8 **os\_status osTimerFind ( os\_timer\_handle \* *timer\_num* )**

Finds the first available software timer number.

Parameters

out	<i>timer_num</i>	- Receives the software timer number.
-----	------------------	---------------------------------------

Return values

<i>OS_SUCCESS</i>	- Found an available timer number.
<i>OS_ERR_TM_UNAVAILABLE</i>	- No timer number is available.

#### 2.6.2.2.2.9 **os\_status osTimerSelf ( os\_timer\_handle \* *timer\_num* )**

Gets the number of the currently active software timer.

## Timers

Parameters

<code>out</code>	<code>timer_num</code>	- Receives the active software timer number.
------------------	------------------------	--

Return values

<code>OS_SUCCESS</code>	- The value in <code>timer_num</code> is valid.
<code>OS_ERR_TM_NOT_ACTIVE</code>	- No timer is active; the function was not called from within an active timer function.

### 2.6.3 Hardware Timers APIF

#### 2.6.3.1 Overview

Hardware timers in the SoC.

Hardware Timers setup and control.

#### Modules

- [Hardware Timers](#)

#### Data Structures

- [struct `timer32\_open\_params\_t`](#)

#### Enumerations

- [enum {  
    HWT\\_TIMER\\_0 = 0x1, HWT\\_TIMER\\_1 = 0x2, HWT\\_TIMER\\_2 = 0x4,  
    HWT\\_TIMER\\_3 = 0x8 }](#)
- [enum { `HWT\_MODULE\_0`, `HWT\_MODULE\_1` }](#)
- [enum `timer32\_operation\_mode\_t` { `SOC\_TIMER32\_ONE\_SHOT` = 1, `SOC\_TIMER32\_PERIODIC` = 2, `SOC\_TIMER32\_FREE\_RUN` = 3 }](#)
- [enum `timer32\_counting\_mode\_t` {  
    `SOC\_TIMER32\_DEFAULT\_COUNT` = 0, `SOC\_TIMER32\_COUNT\_RISING\_EDGE` = 1, `SOC\_TIMER32\_COUNT\_RISING\_AND\_FALL\_EDGE` = 2,  
    `SOC\_TIMER32\_COUNT\_QUADRATURE` = 4, `SOC\_TIMER32\_COUNT\_PRIMARY\_DIRECTION\_SECONDARY` = 5, `SOC\_TIMER32\_COUNT\_CASCADED` = 7 }](#)
- [enum `timer32\_primary\_source\_t` {  
    `SOC\_TIMER32\_TIN0SOURCE` = 0, `SOC\_TIMER32\_TIN1SOURCE` = 0x1, `SOC\_TIMER32\_TIN2SOURCE` = 0x2,  
    `SOC\_TIMER32\_TIN3SOURCE` = 0x3, `SOC\_TIMER32\_OFLAG0SOURCE` = 0x4, `SOC\_TIMER32\_OFLAG1SOURCE` = 0x5,  
    `SOC\_TIMER32\_OFLAG2SOURCE` = 0x6, `SOC\_TIMER32\_OFLAG3SOURCE` = 0x7, `SOC\_TIMER32\_OFLAG4SOURCE` = 0x8 }](#)

```
IMER32_PRESCALER1SOURCE = 0x8,
SOC_TIMER32_PRESCALER2SOURCE = 0x9, SOC_TIMER32_PRESCALER4SOURCE =
0xa, SOC_TIMER32_PRESCALER8SOURCE = 0xb,
SOC_TIMER32_PRESCALER16SOURCE = 0xc, SOC_TIMER32_PRESCALER32SOURCE =
0xd, SOC_TIMER32_PRESCALE64SOURCE = 0xe,
SOC_TIMER32_PRESCALER128SOURCE = 0xf, SOC_TIMER32_NOT_IN_USE }

• enum timer32_secondary_source_t {
    SOC_TIMER32_SECONDARY_TIN0, SOC_TIMER32_SECONDARY_TIN1, SOC_TIMER32_SECONDARY_TIN2,
    SOC_TIMER32_SECONDARY_TIN3 }
• enum timer32_count_direction_t
• enum timer32_number_in_module_t {
    SOC_TIMER32_IN_MODULE_TIMER_0 = 0x1, SOC_TIMER32_IN_MODULE_TIMER_1 =
0x2, SOC_TIMER32_IN_MODULE_TIMER_2 = 0x4,
    SOC_TIMER32_IN_MODULE_TIMER_3 = 0x8 }
• enum timer32_reload_ctrl_t { SOC_TIMER32_PRELOAD_NEVER = 0x0, SOC_TIMER32_PRELOAD_UPON_CMP1 = 0x1, SOC_TIMER32_PRELOAD_UPON_CMP2 = 0x2 }
• enum
• enum timer_clock_input_t {
    SOC_CLOCK_IN_DISABLED = 0, SOC_CLOCK_IN_PLATFORM2 = 1, SOC_CLOCK_IN_CPRI_PLL1 = 2,
    SOC_CLOCK_IN_CPRI_PLL2 = 3, SOC_CLOCK_IN_CPRI_RECOVERY_PLL1 = 4, SOC_CLOCK_IN_CPRI_RECOVERY_PLL2 = 5 }
• enum soc_timer32_num_t {
```

## Timers

```
SOC_TIMER32_0 = 0, SOC_TIMER32_1 = 1, SOC_TIMER32_2 = 2,  
SOC_TIMER32_3 = 3, SOC_TIMER32_4 = 4, SOC_TIMER32_5 = 5,  
SOC_TIMER32_6 = 6, SOC_TIMER32_7 = 7, SOC_TIMER32_8 = 8,  
SOC_TIMER32_9 = 9, SOC_TIMER32_10 = 10, SOC_TIMER32_11 = 11,  
SOC_TIMER32_12 = 12, SOC_TIMER32_13 = 13, SOC_TIMER32_14 = 14,  
SOC_TIMER32_15 = 15, SOC_TIMER32_16 = 16, SOC_TIMER32_17 = 17,  
SOC_TIMER32_18 = 18, SOC_TIMER32_19 = 19, SOC_TIMER32_20 = 20,  
SOC_TIMER32_21 = 21, SOC_TIMER32_22 = 22, SOC_TIMER32_23 = 23,  
SOC_TIMER32_24 = 24, SOC_TIMER32_25 = 25, SOC_TIMER32_26 = 26,  
SOC_TIMER32_27 = 27, SOC_TIMER32_28 = 28, SOC_TIMER32_29 = 29,  
SOC_TIMER32_30 = 30, SOC_TIMER32_31 = 31, SOC_TIMER32_32,  
SOC_TIMER32_33, SOC_TIMER32_34, SOC_TIMER32_35,  
SOC_TIMER32_36, SOC_TIMER32_37, SOC_TIMER32_38,  
SOC_TIMER32_39, SOC_TIMER32_40, SOC_TIMER32_41,  
SOC_TIMER32_42, SOC_TIMER32_43, SOC_TIMER32_44,  
SOC_TIMER32_45, SOC_TIMER32_46, SOC_TIMER32_47,  
SOC_TIMER32_48, SOC_TIMER32_49, SOC_TIMER32_50,  
SOC_TIMER32_51, SOC_TIMER32_52, SOC_TIMER32_53,  
SOC_TIMER32_54, SOC_TIMER32_55, SOC_TIMER32_56,  
SOC_TIMER32_57, SOC_TIMER32_58, SOC_TIMER32_59,  
SOC_TIMER32_60, SOC_TIMER32_61, SOC_TIMER32_62,  
SOC_TIMER32_63, SOC_TIMER32_64, SOC_TIMER32_65,  
SOC_TIMER32_66, SOC_TIMER32_67, SOC_TIMER32_68,  
SOC_TIMER32_69, SOC_TIMER32_70, SOC_TIMER32_71,  
SOC_TIMER32_72, SOC_TIMER32_73, SOC_TIMER32_74,  
SOC_TIMER32_75, SOC_TIMER32_76, SOC_TIMER32_77,  
SOC_TIMER32_78, SOC_TIMER32_79, SOC_TIMER32_80,  
SOC_TIMER32_81, SOC_TIMER32_82, SOC_TIMER32_83,  
SOC_TIMER32_84, SOC_TIMER32_85, SOC_TIMER32_86,  
SOC_TIMER32_87, SOC_TIMER32_88, SOC_TIMER32_89,  
SOC_TIMER32_90, SOC_TIMER32_91, SOC_TIMER32_92,  
SOC_TIMER32_93, SOC_TIMER32_94, SOC_TIMER32_95,  
SOC_TIMER32_96, SOC_TIMER32_97, SOC_TIMER32_98,  
SOC_TIMER32_99, SOC_TIMER32_100, SOC_TIMER32_101,  
SOC_TIMER32_102, SOC_TIMER32_103, SOC_TIMER32_104,  
SOC_TIMER32_105, SOC_TIMER32_106, SOC_TIMER32_107,  
SOC_TIMER32_108, SOC_TIMER32_109, SOC_TIMER32_110,  
SOC_TIMER32_111, SOC_TIMER32_112, SOC_TIMER32_113,  
SOC_TIMER32_114, SOC_TIMER32_115, SOC_TIMER32_116,  
SOC_TIMER32_117, SOC_TIMER32_118, SOC_TIMER32_119,  
SOC_TIMER32_120, SOC_TIMER32_121, SOC_TIMER32_122,  
SOC_TIMER32_123, SOC_TIMER32_124, SOC_TIMER32_125,  
SOC_TIMER32_126, SOC_TIMER32_127 }  
• enum soc_timer32_module_t {  
    SOC_TIMER32_MODULE0 = 0, SOC_TIMER32_MODULE1 = 1, SOC_TIMER32_MODULE2
```

```

= 2,
SOC_TIMER32_MODULE3 = 3, SOC_TIMER32_MODULE4 = 4, SOC_TIMER32_MODULE5
= 5,
SOC_TIMER32_MODULE6 = 6, SOC_TIMER32_MODULE7 = 7, SOC_TIMER32_MODULE8
= 8,
SOC_TIMER32_MODULE9 = 9, SOC_TIMER32_MODULE10 = 10, SOC_TIMER32_MODULE11
= 11,
SOC_TIMER32_MODULE12 = 12, SOC_TIMER32_MODULE13 = 13, SOC_TIMER32_MODULE14
= 14,
SOC_TIMER32_MODULE15 = 15, SOC_TIMER32_MODULE16 = 16, SOC_TIMER32_MODULE17
= 17,
SOC_TIMER32_MODULE18 = 18, SOC_TIMER32_MODULE19 = 19, SOC_TIMER32_MODULE20
= 20,
SOC_TIMER32_MODULE21 = 21, SOC_TIMER32_MODULE22 = 22, SOC_TIMER32_MODULE23
= 23,
SOC_TIMER32_MODULE24 = 24, SOC_TIMER32_MODULE25 = 25, SOC_TIMER32_MODULE26
= 26,
SOC_TIMER32_MODULE27 = 27, SOC_TIMER32_MODULE28 = 28, SOC_TIMER32_MODULE29
= 29,
SOC_TIMER32_MODULE30 = 30, SOC_TIMER32_MODULE31 = 31 }
• enum soc_timer32_group_t {
SOC_TIMER32_GROUP0 = 0, SOC_TIMER32_GROUP1 = 1, SOC_TIMER32_GROUP2 = 2,
SOC_TIMER32_GROUP3 = 3, SOC_TIMER32_GROUP4 = 4, SOC_TIMER32_GROUP5 = 5,
SOC_TIMER32_GROUP6 = 6, SOC_TIMER32_GROUP7 = 7 }
• enum soc_timer32_maple_t { SOC_TIMER32_MAPLE0 = 0, SOC_TIMER32_MAPLE1 = 1, SOC_TIMER32_MAPLE2 = 2 }

```

## Functions

- uint32\_t osHwTimerGlobalGet (unsigned int module)
- os\_status osHwTimerGlobalConfig (unsigned int module, unsigned int timers, uint32\_t hold0, uint32\_t hold1, uint32\_t hold2)
- os\_status osHwTimerLock (unsigned int module, unsigned int timers)
- os\_status osHwTimerUnlock (unsigned int module, unsigned int timers)
- os\_status hwTimer32Open (soc\_timer32\_num\_t timer\_num, timer32\_open\_params\_t \*params)
- os\_status hwTimer32SetInterval (soc\_timer32\_num\_t timer\_num, os\_timer\_interval interval)
- os\_status hwTimer32Delete (soc\_timer32\_num\_t timer\_num)
- os\_status hwTimer32Start (soc\_timer32\_num\_t timer\_num)
- os\_status hwTimer32Stop (soc\_timer32\_num\_t timer\_num)
- void hwTimer32ClearEvent (soc\_timer32\_num\_t timer\_num)
- os\_status hwTimer32ValueGet (soc\_timer32\_num\_t timer\_num, os\_timer\_interval \*value)
- os\_status hwTimer32HoldGet (soc\_timer32\_num\_t timer\_num, uint32\_t \*value)
- os\_status hwTimer32CounterSet (soc\_timer32\_num\_t timer\_num, uint32\_t value)
- os\_status hwTimer32PreloadSet (soc\_timer32\_num\_t timer\_num, uint32\_t preload\_value)
- os\_status hwTimer32CompareSet (soc\_timer32\_num\_t timer\_num, uint32\_t compare)
- os\_status hwTimer32SetAndForget (soc\_timer32\_module\_t module, timer32\_input\_select\_t timer\_input)
- os\_status hwTimer32LockClear (soc\_timer32\_module\_t module, timer32\_input\_select\_t timer\_input)

## Timers

- `input)`
- `os_status hwTimer32GlobalConfig (soc_timer32_module_t module, timer32_number_in_module_t timers, uint32_t hold0, uint32_t hold1, uint32_t hold2)`
- `uint32_t hwTimer32GlobalGet (soc_timer32_module_t module)`
- `os_status hwTimer32SetInitiatorMode (soc_timer32_module_t module, timer32_number_in_module_t initiator_timer, uint32_t reinit_timers, uint32_t output_signal_timers)`
- `os_status osHwTimerCreate (os_timer_handle timer_num, os_timer_mode mode, os_timer_interval interval, os_hw_timer_source source, os_hwi_function handler, os_hwi_priority priority)`
- `os_status osHwTimerSetInterval (os_timer_handle timer_num, os_timer_interval interval)`
- `os_status osHwTimerDelete (os_timer_handle timer_num)`
- `os_status osHwTimerStart (os_timer_handle timer_num)`
- `os_status osHwTimerStop (os_timer_handle timer_num)`
- `void osHwTimerClearEvent (os_timer_handle timer_num)`
- `os_status osHwTimerFind (os_timer_handle *timer_num)`
- `os_status osHwTimerTypeFind (os_timer_handle *timer_num, int type)`
- `os_status osHwTimerFindForce (os_timer_handle timer_num)`
- `os_status osHwTimerValueGet (os_timer_handle timer_num, os_timer_interval *value)`
- `void osHwTimerSyncStart (uint32_t core_mask)`
- `void osHwTimerSyncStop (uint32_t core_mask)`
- `os_status osHwTimerFreeze (os_timer_handle timer_num)`
- `os_status osHwTimerUnfreeze (os_timer_handle timer_num)`
- `os_status hwTimer32MapleInterruptAssign (soc_timer32_num_t timer_num, soc_timer32_maple_t maple_num)`

## Clocking sources for SoC timers

For clocking sources of the format PRESCALERnSOURCE the input clock is `osSlowSystemClockGet()`

- `#define TIN0SOURCE 0x0`
- `#define TIN1SOURCE 0x1`
- `#define TIN2SOURCE 0x2`
- `#define TIN3SOURCE 0x3`
- `#define OFLAG0SOURCE 0x4`
- `#define OFLAG1SOURCE 0x5`
- `#define OFLAG2SOURCE 0x6`
- `#define OFLAG3SOURCE 0x7`
- `#define PRESCALER1SOURCE 0x8`
- `#define PRESCALER2SOURCE 0x9`
- `#define PRESCALER4SOURCE 0xA`
- `#define PRESCALER8SOURCE 0xB`
- `#define PRESCALER16SOURCE 0xC`
- `#define PRESCALER32SOURCE 0xD`
- `#define PRESCALER64SOURCE 0xE`
- `#define PRESCALER128SOURCE 0xF`
- `#define DEFAULT_TIMER_SOURCE PRESCALER1SOURCE`
- `#define NUM_OF_HW_TIMERS_SOURCES 16`

## Types of Hardware Timers

When calling `osHwTimerFindForce()`, use one of the values, in addition to the requested timer, to specify which counter is being used.

For example: osHwTimerFindForce(HWT\_SOC\_16BIT | 5) for timer #5 of the 16 bit type

- #define HWT\_SOC\_16BIT 0x0000
- #define HWT\_SOC\_32BIT 0x8000
- #define HWT\_SOC\_64BIT 0x4000

### Counting modes for SoC timers

- #define COUNT\_RISING\_EDGE 0x00010000
- #define COUNT\_RISING\_AND\_FALL\_EDGE 0x00020000
- #define COUNT\_RISING\_PRIMARY 0x00030000
- #define COUNT\_QUADRATURE 0x00040000
- #define COUNT\_PRIMARY\_DIR\_SECONDARY 0x00050000
- #define COUNT\_SECONDARY\_TRIGGER 0x00060000
- #define COUNT\_CASCADED 0x00070000

### Clocking b4860 specific, trigger sources for SoC timers

- enum hw\_timer\_trigger\_input\_t {
 SOC\_MUX\_IN\_TMR0\_OUT = 0x00000000, SOC\_MUX\_IN\_TMR1\_OUT = 0x00000001, SOC\_MUX\_IN\_TMR2\_OUT = 0x00000002,
 SOC\_MUX\_IN\_TMR3\_OUT = 0x00000003, SOC\_MUX\_IN\_TMR4\_OUT = 0x00000004, SOC\_MUX\_IN\_TMR5\_OUT = 0x00000005,
 SOC\_MUX\_IN\_TMR6\_OUT = 0x00000006, SOC\_MUX\_IN\_TMR7\_OUT = 0x00000007, SOC\_MUX\_IN\_TMR8\_OUT = 0x00000008,
 SOC\_MUX\_IN\_CPRI0\_RX\_HFP\_OUT = 0x00000009, SOC\_MUX\_IN\_CPRI1\_RX\_HFP\_OUT = 0x0000000a, SOC\_MUX\_IN\_CPRI2\_RX\_HFP\_OUT = 0x0000000b,
 SOC\_MUX\_IN\_CPRI3\_RX\_HFP\_OUT = 0x0000000c, SOC\_MUX\_IN\_CPRI4\_RX\_HFP\_OUT = 0x0000000d, SOC\_MUX\_IN\_CPRI5\_RX\_HFP\_OUT = 0x0000000e,
 SOC\_MUX\_IN\_CPRI6\_RX\_HFP\_OUT = 0x0000000f, SOC\_MUX\_IN\_CPRI7\_RX\_HFP\_OUT = 0x00000010, SOC\_MUX\_IN\_CPRI8\_RX\_HFP\_OUT = 0x00000011,
 SOC\_MUX\_IN\_CPRI0\_TX\_HFP\_OUT = 0x00000012, SOC\_MUX\_IN\_CPRI1\_TX\_HFP\_OUT = 0x00000013, SOC\_MUX\_IN\_CPRI2\_TX\_HFP\_OUT = 0x00000014,
 SOC\_MUX\_IN\_CPRI3\_TX\_HFP\_OUT = 0x00000015, SOC\_MUX\_IN\_CPRI4\_TX\_HFP\_OUT = 0x00000016, SOC\_MUX\_IN\_CPRI5\_TX\_HFP\_OUT = 0x00000017,
 SOC\_MUX\_IN\_CPRI6\_TX\_HFP\_OUT = 0x00000018, SOC\_MUX\_IN\_CPRI7\_TX\_HFP\_OUT = 0x00000019, SOC\_MUX\_IN\_CPRI8\_TX\_HFP\_OUT = 0x0000001a,
 SOC\_MUX\_IN\_CPRI0\_RX\_BFP\_OUT = 0x0000001b, SOC\_MUX\_IN\_CPRI1\_RX\_BFP\_OUT = 0x0000001c, SOC\_MUX\_IN\_CPRI2\_RX\_BFP\_OUT = 0x0000001d,
 SOC\_MUX\_IN\_CPRI3\_RX\_BFP\_OUT = 0x0000001e, SOC\_MUX\_IN\_CPRI4\_RX\_BFP\_OUT = 0x0000001f, SOC\_MUX\_IN\_CPRI5\_RX\_BFP\_OUT = 0x00000020,
 SOC\_MUX\_IN\_CPRI6\_RX\_BFP\_OUT = 0x00000021, SOC\_MUX\_IN\_CPRI7\_RX\_BFP\_OUT = 0x00000022, SOC\_MUX\_IN\_CPRI8\_RX\_BFP\_OUT = 0x00000023,
 SOC\_MUX\_IN\_CPRI0\_TX\_BFP\_OUT = 0x00000024, SOC\_MUX\_IN\_CPRI1\_TX\_BFP\_OUT = 0x00000025, SOC\_MUX\_IN\_CPRI2\_TX\_BFP\_OUT = 0x00000026,
 SOC\_MUX\_IN\_CPRI3\_TX\_BFP\_OUT = 0x00000027, SOC\_MUX\_IN\_CPRI4\_TX\_BFP\_OUT = 0x00000028, SOC\_MUX\_IN\_CPRI5\_TX\_BFP\_OUT = 0x00000029,
 SOC\_MUX\_IN\_CPRI6\_TX\_BFP\_OUT = 0x0000002a, SOC\_MUX\_IN\_CPRI7\_TX\_BFP\_OUT = 0x0000002b, SOC\_MUX\_IN\_CPRI8\_TX\_BFP\_OUT = 0x0000002c,
 SOC\_MUX\_IN\_CPRI0\_RX\_RF\_OUT = 0x0000002d, SOC\_MUX\_IN\_CPRI1\_RX\_RF\_OUT = 0x0000002e, SOC\_MUX\_IN\_CPRI2\_RX\_RF\_OUT = 0x0000002f,
 SOC\_MUX\_IN\_CPRI3\_RX\_RF\_OUT = 0x00000030, SOC\_MUX\_IN\_CPRI4\_RX\_RF\_OUT = 0x00000031, SOC\_MUX\_IN\_CPRI5\_RX\_RF\_OUT = 0x00000032,
 SOC\_MUX\_IN\_CPRI6\_RX\_RF\_OUT = 0x00000033, SOC\_MUX\_IN\_CPRI7\_RX\_RF\_OUT = 0x00000034, SOC\_MUX\_IN\_CPRI8\_RX\_RF\_OUT = 0x00000035
 }

## Timers

```

0x00000028, SOC_MUX_IN_CPRI1_RX_RF_OUT = 0x00000029,
SOC_MUX_IN_CPRI2_RX_RF_OUT = 0x0000002a, SOC_MUX_IN_CPRI3_RX_RF_OUT =
0x0000002b, SOC_MUX_IN_CPRI4_RX_RF_OUT = 0x0000002c,
SOC_MUX_IN_CPRI5_RX_RF_OUT = 0x0000002d, SOC_MUX_IN_CPRI6_RX_RF_OUT =
0x0000002e, SOC_MUX_IN_CPRI7_RX_RF_OUT = 0x0000002f,
SOC_MUX_IN_CPRI0_TX_RF_OUT = 0x00000030, SOC_MUX_IN_CPRI1_TX_RF_OUT =
0x00000031, SOC_MUX_IN_CPRI2_TX_RF_OUT = 0x00000032,
SOC_MUX_IN_CPRI3_TX_RF_OUT = 0x00000033, SOC_MUX_IN_CPRI4_TX_RF_OUT =
0x00000034, SOC_MUX_IN_CPRI5_TX_RF_OUT = 0x00000035,
SOC_MUX_IN_CPRI6_TX_RF_OUT = 0x00000036, SOC_MUX_IN_CPRI7_TX_RF_OUT =
0x00000037, SOC_MUX_IN_SYS_CLOCK = 0x00000038,
SOC_MUX_IN_1588_1 = 0x00000039, SOC_MUX_IN_1588_2 = 0x0000003a, SOC_MUX_IN_
CPRI0_RX_TRANSACTION = 0x00000040,
SOC_MUX_IN_CPRI1_RX_TRANSACTION = 0x00000041, SOC_MUX_IN_CPRI2_RX_TRA_
NSACTION = 0x00000042, SOC_MUX_IN_CPRI3_RX_TRANSACTION = 0x00000043,
SOC_MUX_IN_CPRI4_RX_TRANSACTION = 0x00000044, SOC_MUX_IN_CPRI5_RX_TRA_
NSACTION = 0x00000045, SOC_MUX_IN_CPRI6_RX_TRANSACTION = 0x00000046,
SOC_MUX_IN_CPRI7_RX_TRANSACTION = 0x00000047, SOC_MUX_IN_CPRI0_TX_TRA_
NSACTION = 0x00000048, SOC_MUX_IN_CPRI1_TX_TRANSACTION = 0x00000049,
SOC_MUX_IN_CPRI2_TX_TRANSACTION = 0x0000004a, SOC_MUX_IN_CPRI3_TX_TRA_
NSACTION = 0x0000004b, SOC_MUX_IN_CPRI4_TX_TRANSACTION = 0x0000004c,
SOC_MUX_IN_CPRI5_TX_TRANSACTION = 0x0000004d, SOC_MUX_IN_CPRI6_TX_TRA_
NSACTION = 0x0000004e, SOC_MUX_IN_CPRI7_TX_TRANSACTION = 0x0000004f,
SOC_MUX_IN_CPRI0_RX2_TRANSACTION = 0x00000050, SOC_MUX_IN_CPRI1_RX2_T_
RANSACTION = 0x00000051, SOC_MUX_IN_CPRI2_RX2_TRANSACTION = 0x00000052,
SOC_MUX_IN_CPRI3_RX2_TRANSACTION = 0x00000053, SOC_MUX_IN_CPRI4_RX2_T_
RANSACTION = 0x00000054, SOC_MUX_IN_CPRI5_RX2_TRANSACTION = 0x00000055,
SOC_MUX_IN_CPRI6_RX2_TRANSACTION = 0x00000056, SOC_MUX_IN_CPRI7_RX2_T_
RANSACTION = 0x00000057 }
• #define MAX_HW_TIMERS_SECONDARY_SOURCES SOC_MUX_IN_CPRI7_RX2_TRAN_
SACTION
• #define TIMER32_NUM_OF_TRIGGERERS_PER_GROUP 4
• #define TIMER32_MAX_SOC_INTERRUPTS (16*TIMER32_NUM_OF_TRIGGERERS_PER_G_
ROUP)

```

### 2.6.3.2 Data Structure Documentation

#### 2.6.3.2.1 struct timer32\_open\_params\_t

Timer32 initialization structure.

##### Data Fields

- os\_timer\_interval interval
- os\_timer\_interval preload

- `timer32_operation_mode_t operation_mode`
- `timer32_counting_mode_t counting_mode`
- `timer32_count_direction_t direction`
- `os_hwi_function handler`
- `os_hwi_priority priority`
- `timer32_primary_source_t primary_source`
- `timer32_secondary_source_t secondary_source`
- `uint32_t output_enable:1`
- `uint32_t preload_ctrl1:2`

### 2.6.3.2.1.1 Field Documentation

#### 2.6.3.2.1.1.1 `os_timer_interval timer32_open_params_t::interval`

counting interval.

Any 32bit value is valid

#### 2.6.3.2.1.1.2 `os_timer_interval timer32_open_params_t::preload`

value load to timer after successful comparison

#### 2.6.3.2.1.1.3 `timer32_operation_mode_t timer32_open_params_t::operation_mode`

general mode of operation: OS\_TIMER\_ONE\_SHOT, OS\_TIMER\_PERIODIC, OS\_TIMER\_FREE\_RUN

#### 2.6.3.2.1.1.4 `timer32_counting_mode_t timer32_open_params_t::counting_mode`

arch specific mode of counting

#### 2.6.3.2.1.1.5 `timer32_count_direction_t timer32_open_params_t::direction`

counting direction (up/down)

#### 2.6.3.2.1.1.6 `os_hwi_function timer32_open_params_t::handler`

interrupt handler, when NULL value supplied, interrupts are disabled

user is responsible to clearing interrupt with hwTimer32ClearEvent

#### 2.6.3.2.1.1.7 `os_hwi_priority timer32_open_params_t::priority`

interrupt priority.

Irrelevant when interrupt handler is NULL

#### 2.6.3.2.1.1.8 `timer32_primary_source_t timer32_open_params_t::primary_source`

timer primary source clock

## Timers

### **2.6.3.2.1.1.9 timer32\_secondary\_source\_t timer32\_open\_params\_t::secondary\_source**

secondary counting source input selection

### **2.6.3.2.1.1.10 uint32\_t timer32\_open\_params\_t::output\_enable**

if TRUE output is enabled

### **2.6.3.2.1.1.11 uint32\_t timer32\_open\_params\_t::preload\_ctrl1**

wheather and how to preload compare1 value

## **2.6.3.3 Macro Definition Documentation**

### **2.6.3.3.1 #define TIN0SOURCE 0x0**

Timer source clock is TIN0.

### **2.6.3.3.2 #define TIN1SOURCE 0x1**

Timer source clock is TIN1.

### **2.6.3.3.3 #define TIN2SOURCE 0x2**

Timer source clock is TIN2.

### **2.6.3.3.4 #define TIN3SOURCE 0x3**

Timer source clock is TIN3.

### **2.6.3.3.5 #define OFLAG0SOURCE 0x4**

Timer source clock is timer 0.

### **2.6.3.3.6 #define OFLAG1SOURCE 0x5**

Timer source clock is timer 1.

### **2.6.3.3.7 #define OFLAG2SOURCE 0x6**

Timer source clock is timer 2.

**2.6.3.3.8 #define OFLAG3SOURCE 0x7**

Timer source clock is timer 3.

**2.6.3.3.9 #define PRESCALER1SOURCE 0x8**

Timer source clock is (input clock)/1.

**2.6.3.3.10 #define PRESCALER2SOURCE 0x9**

Timer source clock is (input clock)/2.

**2.6.3.3.11 #define PRESCALER4SOURCE 0xA**

Timer source clock is (input clock)/4.

**2.6.3.3.12 #define PRESCALER8SOURCE 0xB**

Timer source clock is (input clock)/8.

**2.6.3.3.13 #define PRESCALER16SOURCE 0xC**

Timer source clock is (input clock)/16.

**2.6.3.3.14 #define PRESCALER32SOURCE 0xD**

Timer source clock is (input clock)/32.

**2.6.3.3.15 #define PRESCALER64SOURCE 0xE**

Timer source clock is (input clock)/64.

**2.6.3.3.16 #define PRESCALER128SOURCE 0xF**

Timer source clock is (input clock)/128.

**2.6.3.3.17 #define DEFAULT\_TIMER\_SOURCE PRESCALER1SOURCE**

Default source.

## Timers

**2.6.3.3.18 #define NUM\_OF\_HW\_TIMERS\_SOURCES 16**

number of SOC timer inputs

**2.6.3.3.19 #define HWT\_SOC\_16BIT 0x0000**

16 bit timer

**2.6.3.3.20 #define HWT\_SOC\_32BIT 0x8000**

32 bit timer

**2.6.3.3.21 #define HWT\_SOC\_64BIT 0x4000**

64 bit timer

**2.6.3.3.22 #define COUNT\_RISING\_EDGE 0x00010000**

Count rising edges of the primary source.

**2.6.3.3.23 #define COUNT\_RISING\_AND\_FALL\_EDGE 0x00020000**

Count rising and falling edges of the primary source.

**2.6.3.3.24 #define COUNT\_RISING\_PRIMARY 0x00030000**

Count rising edges of the primary source while the secondary input is high active.

**2.6.3.3.25 #define COUNT\_PRIMARY\_DIR\_SECONDARY 0x00050000**

Quadrature count mode, uses primary clock and secondary input.

Count rising edges of the primary clock; secondary input specifies direction (1 = minus)

**2.6.3.3.26 #define COUNT\_SECONDARY\_TRIGGER 0x00060000**

Edge of the secondary input triggers primary count until a compare occurs.

**2.6.3.3.27 #define COUNT\_CASCADED 0x00070000**

Cascaded counter mode (up/down).

**2.6.3.3.28 #define MAX\_HW\_TIMERS\_SECONDARY\_SOURCES SOC\_MUX\_IN\_CPRI7\_RX2\_TRANSACTION**

number of secondary sources

**2.6.3.3.29 #define TIMER32\_NUM\_OF\_TRIGGERERS\_PER\_GROUP 4**

number of triggers per group

**2.6.3.3.30 #define TIMER32\_MAX\_SOC\_INTERRUPTS (16\*TIMER32\_NUM\_OF\_TRIGGERERS\_PER\_GROUP)**

number of timer interrupts

## 2.6.3.4 Enumeration Type Documentation

### 2.6.3.4.1 anonymous enum

Hardware Timer in Quandrate Module.

Enumerator

**HWT\_TIMER\_0** Timer #0 in quadrate.

**HWT\_TIMER\_1** Timer #1 in quadrate.

**HWT\_TIMER\_2** Timer #2 in quadrate.

**HWT\_TIMER\_3** Timer #3 in quadrate.

### 2.6.3.4.2 anonymous enum

Hardware Timer Modules.

Enumerator

**HWT\_MODULE\_0** Timer Module #0.

**HWT\_MODULE\_1** Timer Module #1.

### 2.6.3.4.3 enum timer32\_operation\_mode\_t

Timer32 modes of operation.

Enumerator

**SOC\_TIMER32\_ONE\_SHOT** count once

**SOC\_TIMER32\_PERIODIC** restart after a succesfull comparison

**SOC\_TIMER32\_FREE\_RUN** run endlessly without comparison

## Timers

### 2.6.3.4.4 enum timer32\_counting\_mode\_t

SoC HW timers32 modes of counting.

Enumerator

**SOC\_TIMER32\_DEFAULT\_COUNT** Default count (SOC\_TIMER32\_COUNT\_RISING\_EDGE).

**SOC\_TIMER32\_COUNT\_RISING\_EDGE** Count rising edges of the primary source.

**SOC\_TIMER32\_COUNT\_RISING\_AND\_FALL\_EDGE** Count rising and falling edges of the primary source.

**SOC\_TIMER32\_COUNT\_QUADRATURE** Count rising edges of the primary source while the secondary input is high active.

**SOC\_TIMER32\_COUNT\_PRIMARY\_DIR\_SECONDARY** Quadrature count mode, uses primary clock and secondary input. Count rising edges of the primary clock; secondary input specifies direction (1 = minus)

**SOC\_TIMER32\_COUNT\_CASCADED** Edge of the secondary input triggers primary count until a compare occurs. Cascaded counter mode (up/down).

### 2.6.3.4.5 enum timer32\_primary\_source\_t

Timer32 primary sources.

Enumerator

**SOC\_TIMER32\_TIN0SOURCE** Timer source clock is TIN0.

**SOC\_TIMER32\_TIN1SOURCE** Timer source clock is TIN1.

**SOC\_TIMER32\_TIN2SOURCE** Timer source clock is TIN2.

**SOC\_TIMER32\_TIN3SOURCE** Timer source clock is TIN2.

**SOC\_TIMER32\_OFLAG0SOURCE** Timer source clock is timer 0 output.

**SOC\_TIMER32\_OFLAG1SOURCE** Timer source clock is timer 1 output.

**SOC\_TIMER32\_OFLAG2SOURCE** Timer source clock is timer 2 output.

**SOC\_TIMER32\_OFLAG3SOURCE** Timer source clock is timer 3 output.

**SOC\_TIMER32\_PRESCALER1SOURCE** Timer source clock is (input clock)/1.

**SOC\_TIMER32\_PRESCALER2SOURCE** Timer source clock is (input clock)/2.

**SOC\_TIMER32\_PRESCALER4SOURCE** Timer source clock is (input clock)/4.

**SOC\_TIMER32\_PRESCALER8SOURCE** Timer source clock is (input clock)/8.

**SOC\_TIMER32\_PRESCALER16SOURCE** Timer source clock is (input clock)/16.

**SOC\_TIMER32\_PRESCALER32SOURCE** Timer source clock is (input clock)/32.

**SOC\_TIMER32\_PRESCALE64SOURCE** Timer source clock is (input clock)/64.

**SOC\_TIMER32\_PRESCALER128SOURCE** Timer source clock is (input clock)/128.

**SOC\_TIMER32\_NOT\_IN\_USE** NOT IN USE.

#### 2.6.3.4.6 enum timer32\_secondary\_source\_t

Timer32 secondary sources.

Enumerator

<b>SOC_TIMER32_SECONDARY_TIN0</b>	timer input signal is taken from MUX0
<b>SOC_TIMER32_SECONDARY_TIN1</b>	timer input signal is taken from MUX1
<b>SOC_TIMER32_SECONDARY_TIN2</b>	timer input signal is taken from MUX2
<b>SOC_TIMER32_SECONDARY_TIN3</b>	timer input signal is taken from MUX3

#### 2.6.3.4.7 enum timer32\_count\_direction\_t

Timer32 primary sources.

#### 2.6.3.4.8 enum timer32\_number\_in\_module\_t

Hardware Timer in Quadrature Module.

Enumerator

<b>SOC_TIMER32_IN_MODULE_TIMER_0</b>	Timer #0 in quadrature.
<b>SOC_TIMER32_IN_MODULE_TIMER_1</b>	Timer #1 in quadrature.
<b>SOC_TIMER32_IN_MODULE_TIMER_2</b>	Timer #2 in quadrature.
<b>SOC_TIMER32_IN_MODULE_TIMER_3</b>	Timer #3 in quadrature.

#### 2.6.3.4.9 enum timer32\_reload\_ctrl\_t

Hardware Timer preload control.

Enumerator

<b>SOC_TIMER32_PRELOAD_NEVER</b>	Preloading is disabled.
<b>SOC_TIMER32_PRELOAD_UPON_CMP1</b>	Load preload value to compare1 upon successfull compare1 comparison.
<b>SOC_TIMER32_PRELOAD_UPON_CMP2</b>	Load preload value to compare2 upon successfull compare2 comparison.

#### 2.6.3.4.10 anonymous enum

OS Hardware Timer objects values.

Hardware Timer objects can be created dynamically by using [osHwTimerFind\(\)](#) or they can be statically referenced by the definitions below.

## Timers

## 2.6.3.4.11 enum hw\_timer\_trigger\_input\_t

Enumerator

<b>SOC_MUX_IN_TMR0_OUT</b>	Timer input signal is TMR0 output.
<b>SOC_MUX_IN_TMR1_OUT</b>	Timer input signal is TMR1 output.
<b>SOC_MUX_IN_TMR2_OUT</b>	Timer input signal is TMR2 output.
<b>SOC_MUX_IN_TMR3_OUT</b>	Timer input signal is TMR3 output.
<b>SOC_MUX_IN_TMR4_OUT</b>	Timer input signal is TMR4 output.
<b>SOC_MUX_IN_TMR5_OUT</b>	Timer input signal is TMR5 output.
<b>SOC_MUX_IN_TMR6_OUT</b>	Timer input signal is TMR6 output.
<b>SOC_MUX_IN_TMR7_OUT</b>	Timer input signal is TMR7 output.
<b>SOC_MUX_IN_CPRI0_RX_HFP_OUT</b>	Timer input signal is CPRI 0 Rx HFP output (66usec)
<b>SOC_MUX_IN_CPRI1_RX_HFP_OUT</b>	Timer input signal is CPRI 1 Rx HFP output (66usec)
<b>SOC_MUX_IN_CPRI2_RX_HFP_OUT</b>	Timer input signal is CPRI 2 Rx HFP output (66usec)
<b>SOC_MUX_IN_CPRI3_RX_HFP_OUT</b>	Timer input signal is CPRI 3 Rx HFP output (66usec)
<b>SOC_MUX_IN_CPRI4_RX_HFP_OUT</b>	Timer input signal is CPRI 4 Rx HFP output (66usec)
<b>SOC_MUX_IN_CPRI5_RX_HFP_OUT</b>	Timer input signal is CPRI 5 Rx HFP output (66usec)
<b>SOC_MUX_IN_CPRI6_RX_HFP_OUT</b>	Timer input signal is CPRI 6 Rx HFP output (66usec)
<b>SOC_MUX_IN_CPRI7_RX_HFP_OUT</b>	Timer input signal is CPRI 7 Rx HFP output (66usec)
<b>SOC_MUX_IN_CPRI0_TX_HFP_OUT</b>	Timer input signal is CPRI 0 Tx HFP output (66usec)
<b>SOC_MUX_IN_CPRI1_TX_HFP_OUT</b>	Timer input signal is CPRI 1 Tx HFP output (66usec)
<b>SOC_MUX_IN_CPRI2_TX_HFP_OUT</b>	Timer input signal is CPRI 2 Tx HFP output (66usec)
<b>SOC_MUX_IN_CPRI3_TX_HFP_OUT</b>	Timer input signal is CPRI 3 Tx HFP output (66usec)
<b>SOC_MUX_IN_CPRI4_TX_HFP_OUT</b>	Timer input signal is CPRI 4 Tx HFP output (66usec)
<b>SOC_MUX_IN_CPRI5_TX_HFP_OUT</b>	Timer input signal is CPRI 5 Tx HFP output (66usec)
<b>SOC_MUX_IN_CPRI6_TX_HFP_OUT</b>	Timer input signal is CPRI 6 Tx HFP output (66usec)
<b>SOC_MUX_IN_CPRI7_TX_HFP_OUT</b>	Timer input signal is CPRI 7 Tx HFP output (66usec)
<b>SOC_MUX_IN_CPRI0_RX_BFP_OUT</b>	Timer input signal is CPRI 0 Rx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI1_RX_BFP_OUT</b>	Timer input signal is CPRI 1 Rx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI2_RX_BFP_OUT</b>	Timer input signal is CPRI 2 Rx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI3_RX_BFP_OUT</b>	Timer input signal is CPRI 3 Rx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI4_RX_BFP_OUT</b>	Timer input signal is CPRI 4 Rx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI5_RX_BFP_OUT</b>	Timer input signal is CPRI 5 Rx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI6_RX_BFP_OUT</b>	Timer input signal is CPRI 6 Rx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI7_RX_BFP_OUT</b>	Timer input signal is CPRI 7 Rx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI0_TX_BFP_OUT</b>	Timer input signal is CPRI 0 Tx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI1_TX_BFP_OUT</b>	Timer input signal is CPRI 1 Tx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI2_TX_BFP_OUT</b>	Timer input signal is CPRI 2 Tx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI3_TX_BFP_OUT</b>	Timer input signal is CPRI 3 Tx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI4_TX_BFP_OUT</b>	Timer input signal is CPRI 4 Tx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI5_TX_BFP_OUT</b>	Timer input signal is CPRI 5 Tx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI6_TX_BFP_OUT</b>	Timer input signal is CPRI 6 Tx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI7_TX_BFP_OUT</b>	Timer input signal is CPRI 7 Tx BFP output (260nsec)
<b>SOC_MUX_IN_CPRI0_RX_RF_OUT</b>	Timer input signal is CPRI 0 Rx Radio Frame output

(10msec)

**SOC\_MUX\_IN\_CPRI1\_RX\_RF\_OUT** Timer input signal is CPRI 1 Rx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI2\_RX\_RF\_OUT** Timer input signal is CPRI 2 Rx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI3\_RX\_RF\_OUT** Timer input signal is CPRI 3 Rx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI4\_RX\_RF\_OUT** Timer input signal is CPRI 4 Rx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI5\_RX\_RF\_OUT** Timer input signal is CPRI 5 Rx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI6\_RX\_RF\_OUT** Timer input signal is CPRI 6 Rx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI7\_RX\_RF\_OUT** Timer input signal is CPRI 7 Rx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI0\_TX\_RF\_OUT** Timer input signal is CPRI 0 Tx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI1\_TX\_RF\_OUT** Timer input signal is CPRI 1 Tx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI2\_TX\_RF\_OUT** Timer input signal is CPRI 2 Tx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI3\_TX\_RF\_OUT** Timer input signal is CPRI 3 Tx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI4\_TX\_RF\_OUT** Timer input signal is CPRI 4 Tx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI5\_TX\_RF\_OUT** Timer input signal is CPRI 5 Tx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI6\_TX\_RF\_OUT** Timer input signal is CPRI 6 Tx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_CPRI7\_TX\_RF\_OUT** Timer input signal is CPRI 7 Tx Radio Frame output  
(10msec)

**SOC\_MUX\_IN\_SYS\_CLOCK** Timer input signal is system clock.

**SOC\_MUX\_IN\_1588\_1** Timer input signal is 1588\_1.

**SOC\_MUX\_IN\_1588\_2** Timer input signal is 1588\_2.

**SOC\_MUX\_IN\_CPRI0\_RX\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI1\_RX\_TRANSACTION** Timer input signal is CPRI 1 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI2\_RX\_TRANSACTION** Timer input signal is CPRI 2 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI3\_RX\_TRANSACTION** Timer input signal is CPRI 3 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI4\_RX\_TRANSACTION** Timer input signal is CPRI 4 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI5\_RX\_TRANSACTION** Timer input signal is CPRI 5 Rx DMA transaction

## Timers

count.

**SOC\_MUX\_IN\_CPRI6\_RX\_TRANSACTION** Timer input signal is CPRI 6 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI7\_RX\_TRANSACTION** Timer input signal is CPRI 7 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI0\_TX\_TRANSACTION** Timer input signal is CPRI 0 Tx DMA transaction count.

**SOC\_MUX\_IN\_CPRI1\_TX\_TRANSACTION** Timer input signal is CPRI 1 Tx DMA transaction count.

**SOC\_MUX\_IN\_CPRI2\_TX\_TRANSACTION** Timer input signal is CPRI 2 Tx DMA transaction count.

**SOC\_MUX\_IN\_CPRI3\_TX\_TRANSACTION** Timer input signal is CPRI 3 Tx DMA transaction count.

**SOC\_MUX\_IN\_CPRI4\_TX\_TRANSACTION** Timer input signal is CPRI 4 Tx DMA transaction count.

**SOC\_MUX\_IN\_CPRI5\_TX\_TRANSACTION** Timer input signal is CPRI 5 Tx DMA transaction count.

**SOC\_MUX\_IN\_CPRI6\_TX\_TRANSACTION** Timer input signal is CPRI 6 Tx DMA transaction count.

**SOC\_MUX\_IN\_CPRI7\_TX\_TRANSACTION** Timer input signal is CPRI 7 Tx DMA transaction count.

**SOC\_MUX\_IN\_CPRI0\_RX2\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI1\_RX2\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI2\_RX2\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI3\_RX2\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI4\_RX2\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI5\_RX2\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI6\_RX2\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

**SOC\_MUX\_IN\_CPRI7\_RX2\_TRANSACTION** Timer input signal is CPRI 0 Rx DMA transaction count.

### 2.6.3.4.12 enum timer\_clock\_input\_t

Clocking B4860 specific, clock input for SoC timers.

Enumerator

**SOC\_CLOCK\_IN\_DISABLED** timer module is disabled

**SOC\_CLOCK\_IN\_PLATFORM2** platform timer diveded by 2 (333Mhz)  
**SOC\_CLOCK\_IN\_CPRI\_PLL1** 122.8Mhz, CPRI clock SERDES PLL1  
**SOC\_CLOCK\_IN\_CPRI\_PLL2** 122.8Mhz, CPRI clock SERDES PLL2  
**SOC\_CLOCK\_IN\_CPRI\_RECOVERY\_PLL1** 122.8Mhz, CPRI external recovered clock from P<sub>LL1</sub>  
**SOC\_CLOCK\_IN\_CPRI\_RECOVERY\_PLL2** 122.8Mhz, CPRI external recovered clock from P<sub>LL2</sub>

#### 2.6.3.4.13 enum soc\_timer32\_num\_t

SoC HW timers IDs.

Enumerator

**SOC\_TIMER32\_0** first group, first module, first timer  
**SOC\_TIMER32\_1** first group, first module, second timer  
**SOC\_TIMER32\_2** first group, first module, third timer  
**SOC\_TIMER32\_3** first group, first module, forth timer  
**SOC\_TIMER32\_4** first group, second module, first timer  
**SOC\_TIMER32\_5** first group, second module, second timer  
**SOC\_TIMER32\_6** first group, second module, third timer  
**SOC\_TIMER32\_7** first group, second module, forth timer  
**SOC\_TIMER32\_8** first group, third module, first timer  
**SOC\_TIMER32\_9** first group, third module, second timer  
**SOC\_TIMER32\_10** first group, third module, third timer  
**SOC\_TIMER32\_11** first group, third module, forth timer  
**SOC\_TIMER32\_12** first group, forth module, first timer  
**SOC\_TIMER32\_13** first group, forth module, second timer  
**SOC\_TIMER32\_14** first group, forth module, third timer  
**SOC\_TIMER32\_15** first group, forth module, forth timer  
**SOC\_TIMER32\_16** second group, first module, first timer  
**SOC\_TIMER32\_17** second group, first module, second timer  
**SOC\_TIMER32\_18** second group, first module, third timer  
**SOC\_TIMER32\_19** second group, first module, forth timer  
**SOC\_TIMER32\_20** second group, second module, first timer  
**SOC\_TIMER32\_21** second group, second module, second timer  
**SOC\_TIMER32\_22** second group, second module, third timer  
**SOC\_TIMER32\_23** second group, second module, forth timer  
**SOC\_TIMER32\_24** second group, third module, first timer  
**SOC\_TIMER32\_25** second group, third module, second timer  
**SOC\_TIMER32\_26** second group, third module, third timer  
**SOC\_TIMER32\_27** second group, third module, forth timer  
**SOC\_TIMER32\_28** second group, forth module, first timer  
**SOC\_TIMER32\_29** second group, forth module, second timer

## Timers

<b>SOC_TIMER32_30</b>	second group, forth module, third timer
<b>SOC_TIMER32_31</b>	second group, forth module, forth timer
<b>SOC_TIMER32_32</b>	third group, first module, first timer
<b>SOC_TIMER32_33</b>	third group, first module, second timer
<b>SOC_TIMER32_34</b>	third group, first module, third timer
<b>SOC_TIMER32_35</b>	third group, first module, forth timer
<b>SOC_TIMER32_36</b>	third group, second module, first timer
<b>SOC_TIMER32_37</b>	third group, second module, second timer
<b>SOC_TIMER32_38</b>	third group, second module, third timer
<b>SOC_TIMER32_39</b>	third group, second module, forth timer
<b>SOC_TIMER32_40</b>	third group, third module, first timer
<b>SOC_TIMER32_41</b>	third group, third module, second timer
<b>SOC_TIMER32_42</b>	third group, third module, third timer
<b>SOC_TIMER32_43</b>	third group, third module, forth timer
<b>SOC_TIMER32_44</b>	third group, forth module, first timer
<b>SOC_TIMER32_45</b>	third group, forth module, second timer
<b>SOC_TIMER32_46</b>	third group, forth module, third timer
<b>SOC_TIMER32_47</b>	third group, forth module, forth timer
<b>SOC_TIMER32_48</b>	forth group, first module, first timer
<b>SOC_TIMER32_49</b>	forth group, first module, second timer
<b>SOC_TIMER32_50</b>	forth group, first module, third timer
<b>SOC_TIMER32_51</b>	forth group, first module, forth timer
<b>SOC_TIMER32_52</b>	forth group, second module, first timer
<b>SOC_TIMER32_53</b>	forth group, second module, second timer
<b>SOC_TIMER32_54</b>	forth group, second module, third timer
<b>SOC_TIMER32_55</b>	forth group, second module, forth timer
<b>SOC_TIMER32_56</b>	forth group, third module, first timer
<b>SOC_TIMER32_57</b>	forth group, third module, second timer
<b>SOC_TIMER32_58</b>	forth group, third module, third timer
<b>SOC_TIMER32_59</b>	forth group, third module, forth timer
<b>SOC_TIMER32_60</b>	forth group, forth module, first timer
<b>SOC_TIMER32_61</b>	forth group, forth module, second timer
<b>SOC_TIMER32_62</b>	forth group, forth module, third timer
<b>SOC_TIMER32_63</b>	forth group, forth module, forth timer
<b>SOC_TIMER32_64</b>	fifth group, first module, first timer
<b>SOC_TIMER32_65</b>	fifth group, first module, second timer
<b>SOC_TIMER32_66</b>	fifth group, first module, third timer
<b>SOC_TIMER32_67</b>	fifth group, first module, forth timer
<b>SOC_TIMER32_68</b>	fifth group, second module, first timer
<b>SOC_TIMER32_69</b>	fifth group, second module, second timer
<b>SOC_TIMER32_70</b>	fifth group, second module, third timer
<b>SOC_TIMER32_71</b>	fifth group, second module, forth timer
<b>SOC_TIMER32_72</b>	fifth group, third module, first timer
<b>SOC_TIMER32_73</b>	fifth group, third module, second timer
<b>SOC_TIMER32_74</b>	fifth group, third module, third timer

<b>SOC_TIMER32_75</b>	fifth group, third module, forth timer
<b>SOC_TIMER32_76</b>	fifth group, forth module, first timer
<b>SOC_TIMER32_77</b>	fifth group, forth module, second timer
<b>SOC_TIMER32_78</b>	fifth group, forth module, third timer
<b>SOC_TIMER32_79</b>	fifth group, forth module, forth timer
<b>SOC_TIMER32_80</b>	sixth group, first module, first timer
<b>SOC_TIMER32_81</b>	sixth group, first module, second timer
<b>SOC_TIMER32_82</b>	sixth group, first module, third timer
<b>SOC_TIMER32_83</b>	sixth group, first module, forth timer
<b>SOC_TIMER32_84</b>	sixth group, second module, first timer
<b>SOC_TIMER32_85</b>	sixth group, second module, second timer
<b>SOC_TIMER32_86</b>	sixth group, second module, third timer
<b>SOC_TIMER32_87</b>	sixth group, second module, forth timer
<b>SOC_TIMER32_88</b>	sixth group, third module, first timer
<b>SOC_TIMER32_89</b>	sixth group, third module, second timer
<b>SOC_TIMER32_90</b>	sixth group, third module, third timer
<b>SOC_TIMER32_91</b>	sixth group, third module, forth timer
<b>SOC_TIMER32_92</b>	sixth group, forth module, first timer
<b>SOC_TIMER32_93</b>	sixth group, forth module, second timer
<b>SOC_TIMER32_94</b>	sixth group, forth module, third timer
<b>SOC_TIMER32_95</b>	sixth group, forth module, forth timer
<b>SOC_TIMER32_96</b>	seventh group, first module, first timer
<b>SOC_TIMER32_97</b>	seventh group, first module, second timer
<b>SOC_TIMER32_98</b>	seventh group, first module, third timer
<b>SOC_TIMER32_99</b>	seventh group, first module, forth timer
<b>SOC_TIMER32_100</b>	seventh group, second module, first timer
<b>SOC_TIMER32_101</b>	seventh group, second module, second timer
<b>SOC_TIMER32_102</b>	seventh group, second module, third timer
<b>SOC_TIMER32_103</b>	seventh group, second module, forth timer
<b>SOC_TIMER32_104</b>	seventh group, third module, first timer
<b>SOC_TIMER32_105</b>	seventh group, third module, second timer
<b>SOC_TIMER32_106</b>	seventh group, third module, third timer
<b>SOC_TIMER32_107</b>	seventh group, third module, forth timer
<b>SOC_TIMER32_108</b>	seventh group, forth module, first timer
<b>SOC_TIMER32_109</b>	seventh group, forth module, second timer
<b>SOC_TIMER32_110</b>	seventh group, forth module, third timer
<b>SOC_TIMER32_111</b>	seventh group, forth module, forth timer
<b>SOC_TIMER32_112</b>	eighth group, first module, first timer
<b>SOC_TIMER32_113</b>	eighth group, first module, second timer
<b>SOC_TIMER32_114</b>	eighth group, first module, third timer
<b>SOC_TIMER32_115</b>	eighth group, first module, forth timer
<b>SOC_TIMER32_116</b>	eighth group, second module, first timer
<b>SOC_TIMER32_117</b>	eighth group, second module, second timer
<b>SOC_TIMER32_118</b>	eighth group, second module, third timer
<b>SOC_TIMER32_119</b>	eighth group, second module, forth timer

## Timers

<b>SOC_TIMER32_120</b>	eighth group, third module, first timer
<b>SOC_TIMER32_121</b>	eighth group, third module, second timer
<b>SOC_TIMER32_122</b>	eighth group, third module, third timer
<b>SOC_TIMER32_123</b>	eighth group, third module, forth timer
<b>SOC_TIMER32_124</b>	eighth group, forth module, first timer
<b>SOC_TIMER32_125</b>	eighth group, forth module, second timer
<b>SOC_TIMER32_126</b>	eighth group, forth module, third timer
<b>SOC_TIMER32_127</b>	eighth group, forth module, forth timer

### 2.6.3.4.14 enum soc\_timer32\_module\_t

TIMER32 module IDs.

Enumerator

<b>SOC_TIMER32_MODULE0</b>	first module in first group
<b>SOC_TIMER32_MODULE1</b>	second module in first group
<b>SOC_TIMER32_MODULE2</b>	third module in first group
<b>SOC_TIMER32_MODULE3</b>	forth module in first group
<b>SOC_TIMER32_MODULE4</b>	first module in second group
<b>SOC_TIMER32_MODULE5</b>	second module in second group
<b>SOC_TIMER32_MODULE6</b>	third module in second group
<b>SOC_TIMER32_MODULE7</b>	forth module in second group
<b>SOC_TIMER32_MODULE8</b>	first module in third group
<b>SOC_TIMER32_MODULE9</b>	second module in third group
<b>SOC_TIMER32_MODULE10</b>	third module in third group
<b>SOC_TIMER32_MODULE11</b>	forth module in third group
<b>SOC_TIMER32_MODULE12</b>	first module in forth group
<b>SOC_TIMER32_MODULE13</b>	second module in forth group
<b>SOC_TIMER32_MODULE14</b>	third module in forth group
<b>SOC_TIMER32_MODULE15</b>	forth module in forth group
<b>SOC_TIMER32_MODULE16</b>	first module in fifth group
<b>SOC_TIMER32_MODULE17</b>	second module in fifth group
<b>SOC_TIMER32_MODULE18</b>	third module in fifth group
<b>SOC_TIMER32_MODULE19</b>	forth module in fifth group
<b>SOC_TIMER32_MODULE20</b>	first module in sixth group
<b>SOC_TIMER32_MODULE21</b>	second module in sixth group
<b>SOC_TIMER32_MODULE22</b>	third module in sixth group
<b>SOC_TIMER32_MODULE23</b>	forth module in sixth group
<b>SOC_TIMER32_MODULE24</b>	first module in seventh group
<b>SOC_TIMER32_MODULE25</b>	second module in seventh group
<b>SOC_TIMER32_MODULE26</b>	third module in seventh group
<b>SOC_TIMER32_MODULE27</b>	forth module in seventh group
<b>SOC_TIMER32_MODULE28</b>	first module in eighth group

- SOC\_TIMER32\_MODULE29** second module in eighth group
- SOC\_TIMER32\_MODULE30** third module in eighth group
- SOC\_TIMER32\_MODULE31** forth module in eighth group

#### 2.6.3.4.15 enum soc\_timer32\_group\_t

TIMER32 groups.

Enumerator

- SOC\_TIMER32\_GROUP0** TIMER32 group 0.
- SOC\_TIMER32\_GROUP1** TIMER32 group 1.
- SOC\_TIMER32\_GROUP2** TIMER32 group 2.
- SOC\_TIMER32\_GROUP3** TIMER32 group 3.
- SOC\_TIMER32\_GROUP4** TIMER32 group 4.
- SOC\_TIMER32\_GROUP5** TIMER32 group 5.
- SOC\_TIMER32\_GROUP6** TIMER32 group 6.
- SOC\_TIMER32\_GROUP7** TIMER32 group 7.

#### 2.6.3.4.16 enum soc\_timer32\_maple\_t

TIMER32 MPALE IDs.

Enumerator

- SOC\_TIMER32\_MAPLE0** MAPLE 0.
- SOC\_TIMER32\_MAPLE1** MPALE 1.
- SOC\_TIMER32\_MAPLE2** MAPLE 2.

### 2.6.3.5 Function Documentation

#### 2.6.3.5.1 uint32\_t osHwTimerGlobalGet ( unsigned int *module* )

Returns the global timer in the module.

Should be called after [osHwTimerGlobalConfig\(\)](#). Works on 32 bit SoC timers

Parameters

## Timers

in	<i>module</i>	- Number of module, HWT_MODULE_0 or HWT_MODULE_1
----	---------------	--

Returns

Global system timer value

**2.6.3.5.2 os\_status osHwTimerGlobalConfig ( unsigned int *module*, unsigned int *timers*, uint32\_t *hold0*, uint32\_t *hold1*, uint32\_t *hold2* )**

Configures the global system timer.

Works on 32 bit SoC timers

Parameters

in	<i>module</i>	- Number of module, HWT_MODULE_0 or HWT_MODULE_1
in	<i>timers</i>	- Bitmask of timers to lock (e.g. HWT_TIMER_0   HWT_TIMER_3)
in	<i>hold0</i>	- Range starting from from 0, of bits to hold
in	<i>hold1</i>	- Range starting from from hold0, of bits to hold
in	<i>hold2</i>	- Range starting from from hold1, of bits to hold

Return values

<i>OS_SUCCESS</i>	
<i>OS_ERR_TM_MODE_I↔NVALID</i>	- The combination of timers and holds requires more than 32 bits

Warning

If one fo the hold0-hold2 are not in use, must set to 0

**2.6.3.5.3 os\_status osHwTimerLock ( unsigned int *module*, unsigned int *timers* )**

Locks the specified timers in the specified module.

Works on 32 bit SoC timers

Parameters

in	<i>module</i>	- Number of module, HWT_MODULE_0 or HWT_MODULE_1
in	<i>timers</i>	- Bitmask of timers to lock (e.g. HWT_TIMER_0   HWT_TIMER_3)

Return values

<i>OS_SUCCESS</i>
-------------------

#### 2.6.3.5.4 **os\_status osHwTimerUnlock ( unsigned int *module*, unsigned int *timers* )**

Unlocks the specified timers in the specified module.

Works on 32 bit SoC timers

Parameters

in	<i>module</i>	- Number of module, HWT_MODULE_0 or HWT_MODULE_1
in	<i>timers</i>	- Bitmask of timers to lock (e.g. HWT_TIMER_0   HWT_TIMER_3)

Return values

<i>OS_SUCCESS</i>
-------------------

#### 2.6.3.5.5 **os\_status hwTimer32Open ( soc\_timer32\_num\_t *timer\_num*, timer32\_open\_params\_t \* *params* )**

Open an hardware timer in an initialized module.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
in	<i>params</i>	- timer initialization parameters.

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully created.
<i>OS_ERR_HW_TM_INV↔ALID</i>	- Invalid hardware timer number.

## Timers

<i>OS_ERR_HW_TM_MODE_INVALID</i>	- Invalid or unsupported hardware timer mode.
<i>OS_ERR_HW_TM_INTERVAL_UNSUPPORTED</i>	- Unsupported interval.
<i>OS_ERR_HW_TM_SOURCE_CLOCK_INVALID</i>	- Invalid source clock.
<i>OS_ERR_HW_TM_PRIORITY_INVALID</i>	- Invalid HWI priority.
<i>OS_ERR_HW_TIMER_ALREADY_CREATED</i>	- The hardware timer is already created.

### 2.6.3.5.6 **os\_status hwTimer32SetInterval ( soc\_timer32\_num\_t *timer\_num*, os\_timer\_interval *interval* )**

set interval for an hardware timer32. valid for stopped timers only

Parameters

in	<i>timer_num</i>	- The hardware timer number.
in	<i>interval</i>	- The timer interval.

Return values

<i>OS_SUCCESS</i>	- The interval was successfully set.
<i>OS_ERR_HW_TIMER_INVALID_ID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TIMER_INTERVAL_UNSUPPORTED</i>	- Unsupported interval.
<i>OS_ERR_HW_TIMER_NOT_CREATED</i>	- The hardware timer was not created, or it was already deleted.

### 2.6.3.5.7 **os\_status hwTimer32Delete ( soc\_timer32\_num\_t *timer\_num* )**

Stops and deletes the given hardware timer32 from the system. valid for open timers only

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully deleted.
<i>OS_ERR_HW_TM_INV↔_ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_NO↔_T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

#### 2.6.3.5.8 **os\_status hwTimer32Start ( soc\_timer32\_num\_t *timer\_num* )**

Starts the given hardware timer32. valid for non-running open timers.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully started.
<i>OS_ERR_HW_TM_INV↔_ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_NO↔_T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

#### 2.6.3.5.9 **os\_status hwTimer32Stop ( soc\_timer32\_num\_t *timer\_num* )**

Stops the given hardware timer32. valid for running timers.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully stopped.
-------------------	--

## Timers

<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_NO← T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

### 2.6.3.5.10 void hwTimer32ClearEvent ( *soc\_timer32\_num\_t timer\_num* )

Clears the event bit of the given hardware timer. Application must clear timer event for normal timer operation.

Parameters

<i>in</i>	<i>timer_num</i>	- The hardware timer number.
-----------	------------------	------------------------------

### 2.6.3.5.11 os\_status hwTimer32ValueGet ( *soc\_timer32\_num\_t timer\_num, os\_timer\_interval \* value* )

Read the counter of the given hardware timer32.

Parameters

<i>in</i>	<i>timer_num</i>	- The hardware timer number.
<i>out</i>	<i>value</i>	- The hardware timer value

Return values

<i>OS_SUCCESS</i>	- Succeeded in reading the value.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.

### 2.6.3.5.12 os\_status hwTimer32HoldGet ( *soc\_timer32\_num\_t timer\_num, uint32\_t \* value* )

Get the hold value of a given hardware timer32.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
out	<i>value</i>	- The hardware hold value

Return values

<i>OS_SUCCESS</i>	- Succeeded in reading the value.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.

#### 2.6.3.5.13 `os_status hwTimer32CounterSet ( soc_timer32_num_t timer_num, uint32_t value )`

Set a value for a counter of a given hardware timer32. Any 32bit value is valid. Valid for open and running timers

Parameters

in	<i>timer_num</i>	- The hardware timer number.
in	<i>value</i>	- the load value to set

Return values

<i>OS_SUCCESS</i>	- Succeeded in reading the value.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.

#### 2.6.3.5.14 `os_status hwTimer32PreloadSet ( soc_timer32_num_t timer_num, uint32_t preload_value )`

Set preload value to a given hardware timer32. Any 32bit value is valid. preload value is set according to the counting direction defined in the hwTimer32Open call.

Parameters

in	<i>timer_num</i>	- the hardware timer number.
in	<i>preload_value</i>	- preload value to set

Return values

<i>OS_SUCCESS</i>	- Succeeded in reading the value.
-------------------	-----------------------------------

## Timers

<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.
-----------------------------------	----------------------------------

### 2.6.3.5.15 **os\_status hwTimer32CompareSet ( soc\_timer32\_num\_t *timer\_num*, uint32\_t *compare* )**

Set compare values to a given hardware timer32. Any 32bit value is valid. compare value is set according to the counting direction defined in the hwTimer32Open call.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
in	<i>compare</i>	- compare value to set

Return values

<i>OS_SUCCESS</i>	- Succeeded in reading the value.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.

### 2.6.3.5.16 **os\_status hwTimer32SetAndForget ( soc\_timer32\_module\_t *module*, timer32\_input\_select\_t *timer\_input* )**

Lock timer on high input signal.

Parameters

in	<i>module</i>	- module to lock on the selected trigger.
in	<i>timer_input</i>	- The mux input on which timer will be locked.

Return values

<i>OS_SUCCESS</i>	- Succeeded in reading the value.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.

### 2.6.3.5.17 **os\_status hwTimer32LockClear ( soc\_timer32\_module\_t *module*, timer32\_input\_select\_t *timer\_input* )**

release lock of hardware timer32. valid for open and running timers.

Parameters

in	<i>module</i>	- module to unlock.
in	<i>timer_input</i>	- The locked mux input.

Return values

<i>OS_SUCCESS</i>	- Succeeded in reading the value.
<i>OS_ERR_HW_TM_INV↔_ALID</i>	- Invalid hardware timer number.

#### 2.6.3.5.18 `os_status hwTimer32GlobalConfig ( soc_timer32_module_t module, timer32_number_in_module_t timers, uint32_t hold0, uint32_t hold1, uint32_t hold2 )`

Configures the global system timer.

Works on 32 bit SoC timers

Parameters

in	<i>module</i>	- Number of module, HWT_MODULE_0 or HWT_MODULE_1
in	<i>timers</i>	- Bitmask of timers to lock (e.g. SOC_TIMER32_IN_MODULE_TIMER_0   SOC_TIMER32_IN_MODULE_TIMER_3)
in	<i>hold0</i>	- Range starting from from 0, of bits to hold
in	<i>hold1</i>	- Range starting from from hold0, of bits to hold
in	<i>hold2</i>	- Range starting from from hold1, of bits to hold

Return values

<i>OS_SUCCESS</i>	
<i>OS_ERR_TM_MODE_I↔_NVALID</i>	- The combination of timers and holds requires more than 32 bits

Warning

If one fo the hold0-hold2 are not in use, must set to 0

#### 2.6.3.5.19 `uint32_t hwTimer32GlobalGet ( soc_timer32_module_t module )`

Returns the global timer in the module.

Should be called after [hwTimer32GlobalConfig\(\)](#). Works on 32 bit SoC timers

## Timers

Parameters

in	<i>module</i>	- Number of module, SOC_TIMER32_MODULEEx (architecture dependent)
----	---------------	---

Returns

Global system timer value

**2.6.3.5.20 os\_status hwTimer32SetInitiatorMode ( *soc\_timer32\_module\_t module, timer32\_number\_in\_module\_t initiator\_timer, uint32\_t reinit\_timers, uint32\_t output\_signal\_timers* )**

Configures broadcast from an Initiator Timer Works on 32 bit SoC timers

Parameters

in	<i>module</i>	- Number of module, HWT_MODULE_0 or HWT_MODULE_1
in	<i>initiator_timer</i>	- Selected timer to be the initiator timer (if more than one timer is selected only the lowest timer will be used)
in	<i>reinit_timers</i>	- Bitmask of other timers to be reinitialized when a compare event occurs on the initiator timer(e.g. SOC_TIMER32_IN_MODULE_TIMER_0   SOC_TIMER32_IN_MODULE_TIMER_3)
in	<i>output_signal_timers</i>	- Bitmask of other timers to forces their output flag signal when a compare event occurs on the initiator timer (e.g. SOC_TIMER32_IN_MODULE_TIMER_0   SOC_TIMER32_IN_MODULE_TIMER_3)

Return values

<i>OS_SUCCESS</i>	
<i>OS_ERR_TM_MODE_INVALID</i>	- The combination of timers and holds requires more than 32 bits

Warning

The selected initiator timer cannot be selected as part of

**2.6.3.5.21 os\_status osHwTimerCreate ( *os\_timer\_handle timer\_num, os\_timer\_mode mode, os\_timer\_interval interval, os\_hw\_timer\_source source, os\_hwi\_function handler, os\_hwi\_priority priority* )**

Creates a hardware timer and sets its parameters.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
in	<i>mode</i>	- Timer mode (one-shot, periodic, etc.).
in	<i>interval</i>	- The timer interval.
in	<i>source</i>	- The source clock for the timer.
in	<i>handler</i>	- The function to call when the timer expires.
in	<i>priority</i>	- The hardware timer priority.

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully created.
<i>OS_ERR_HW_TM_INV↔ ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_MO↔ DE_INVALID</i>	- Invalid or unsupported hardware timer mode.
<i>OS_ERR_HW_TM_INT↔ ERVAL_UNSUPPORT↔ ED</i>	- Unsupported interval.
<i>OS_ERR_HW_TM_SO↔ URCE_INVALID</i>	- Invalid source clock.
<i>OS_ERR_HW_TM_PRI↔ ORITY_INVALID</i>	- Invalid HWI priority.
<i>OS_ERR_HW_TM_ALR↔ EADY_CREATED</i>	- The hardware timer is already created.

#### 2.6.3.5.22 **os\_status osHwTimerSetInterval ( os\_timer\_handle *timer\_num*, os\_timer\_interval *interval* )**

Creates a hardware timer and sets its parameters.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
in	<i>interval</i>	- The timer interval.

Return values

<i>OS_SUCCESS</i>	- The interval was successfully set.
<i>OS_ERR_HW_TM_INV↔ ALID</i>	- Invalid hardware timer number.

## Timers

<i>OS_ERR_HW_TM_INV← ALID</i>	- Unsupported interval.
<i>OS_ERR_HW_TM_NO← T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

### 2.6.3.5.23 os\_status osHwTimerDelete ( **os\_timer\_handle timer\_num** )

Stops and deletes the given hardware timer from the system.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully deleted.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_NO← T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

### 2.6.3.5.24 os\_status osHwTimerStart ( **os\_timer\_handle timer\_num** )

Starts the given hardware timer.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully started.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_NO← T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

### 2.6.3.5.25 os\_status osHwTimerStop ( **os\_timer\_handle timer\_num** )

Stops the given hardware timer.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully stopped.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_NO← T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

#### 2.6.3.5.26 void osHwTimerClearEvent ( **os\_timer\_handle** *timer\_num* )

Clears the event bit of the given hardware timer.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

#### 2.6.3.5.27 **os\_status** osHwTimerFind ( **os\_timer\_handle** \* *timer\_num* )

Finds the first available hardware timer number.

Parameters

out	<i>timer_num</i>	- Receives the hardware timer number.
-----	------------------	---------------------------------------

Return values

<i>OS_SUCCESS</i>	- Found an available hardware timer number.
<i>OS_ERR_HW_TM_UN← AVAILABLE</i>	- No hardware timer number is available.

#### 2.6.3.5.28 **os\_status** osHwTimerTypeFind ( **os\_timer\_handle** \* *timer\_num*, **int** *type* )

Finds the first available hardware timer number of a specific type.

## Timers

Parameters

out	<i>timer_num</i>	- Receives the hardware timer number.
out	<i>type</i>	- Type of timer to find - architecture dependent.

Return values

<i>OS_SUCCESS</i>	- Found an available hardware timer number.
<i>OS_ERR_HW_TM_UNAVAILABLE</i>	- No hardware timer number is available.

Warning

Not all architectures support this API or support types other than 0

### 2.6.3.5.29 **os\_status osHwTimerFindForce ( os\_timer\_handle *timer\_num* )**

Allocates a given hardware timer number.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully allocated.
<i>OS_ERR_HW_TM_INVALID_ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_UNAVAILABLE</i>	- The hardware timer number is not available (already allocated).

### 2.6.3.5.30 **os\_status osHwTimerValueGet ( os\_timer\_handle *timer\_num*, os\_timer\_interval \* *value* )**

Return the hardware timer value.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
out	<i>value</i>	- The hardware timer value

Return values

<i>OS_SUCCESS</i>	- Succeeded in reading the value.
<i>OS_ERR_HW_TM_INV<sub>ALID</sub></i>	- Invalid hardware timer number.

#### 2.6.3.5.31 void osHwTimerSyncStart ( uint32\_t *core\_mask* )

Start a synchronized run.

Parameters

out	<i>core_mask</i>	- The synchronized cores mask. In order to start all six cores timers together, one should write 0x0000003F to this register.
-----	------------------	---

#### 2.6.3.5.32 void osHwTimerSyncStop ( uint32\_t *core\_mask* )

Stop a synchronized run.

Parameters

out	<i>core_mask</i>	- The synchronized cores mask. In order to stop all six cores timers together, one should write 0x0000003F to this register.
-----	------------------	--

#### 2.6.3.5.33 os\_status osHwTimerFreeze ( os\_timer\_handle *timer\_num* )

Freeze the hardware timer run.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

## Timers

<i>OS_SUCCESS</i>	- Succeeded to freezing the timer.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_NO← T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

### 2.6.3.5.34 **os\_status osHwTimerUnfreeze ( *os\_timer\_handle timer\_num* )**

Unfreeze the hardware timer run.

Parameters

in	<i>timer_num</i>	- The hardware timer number.
----	------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- Succeeded to unfreezing the timer.
<i>OS_ERR_HW_TM_INV← ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_NO← T_CREATED</i>	- The hardware timer was not created, or it was already deleted.

### 2.6.3.5.35 **os\_status hwTimer32MapleInterruptAssign ( *soc\_timer32\_num\_t timer\_num,* *soc\_timer32\_maple\_t maple\_num* )**

Assign timer interrupts to MAPLE. NOTE: User can avoid using this function by rising maple\_ie flag when calling [hwTimer32Open\(\)](#).

Parameters

in	<i>timer_num</i>	- the timer number of the timer which is triggering the interrupt
in	<i>maple_num</i>	- The MAPLE(0-2) which interrupts are assigned to

Return values

<i>OS_SUCCESS</i>	- The hardware interrupt was successfully registered to MAPLE.
-------------------	--

### 2.6.3.6 Hardware Timers

## 2.6.4 CORE Watchdogs API

### 2.6.4.1 Overview

Hardware Watchdogs setup and control.

### Enumerations

- enum `watchdog_wrs_mode` {
   
  `GENERATE_ONLY_NMI` = 0, `GENERATE_MPIC_INTERRUPT` = 1, `GENERATE_RESET` ←
   
  `REQ_B` = 2,
   
  `GENERATE_AUTO_RESET` = 3 }

### Functions

- os\_status `osCoreWatchdogSupport` (uint64\_t timer\_count, `watchdog_wrs_mode` wrs\_second\_←
 expiration, os\_swi\_priority priority, os\_hwi\_function nmi\_handler, os\_hwi\_arg argument, uint32\_t tick\_parameter)
- os\_status `osCoreWatchdogCreate` (uint64\_t timer\_count, `watchdog_wrs_mode` wrs\_second\_←
 expiration, os\_hwi\_function nmi\_handler, os\_hwi\_arg argument)
- void `osCoreWatchdogEnable` ()
- void `osCoreWatchdogDisable` ()
- void `osCoreWatchdogService` ()
- uint64\_t `osCoreWatchdogCounterGet` ()

### SC39xx Watchdogs Handling Modes

- #define `OS_WDT_AUTO_HANDLING` 0
- #define `OS_WDT_USER_HANDLING` 1
- #define `OS_WDT_DISABLED` 2

### SC39xx Watchdogs registers configuration MACROS

- #define `OS_CORE_WDT_AUTO_HANDLING` 0
- #define `OS_CORE_WDT_USER_HANDLING` 1
- #define `WRS_SECOND_EXP_BIT_OFFSET(mode)` (uint32\_t)((mode)<<8)
- #define `OS_CORE_WATCHDOG_WDTC_TEN` 0x00000001
- #define `OS_CORE_WATCHDOG_WDTC_INTEN` 0x00000040

### 2.6.4.2 Macro Definition Documentation

#### 2.6.4.2.1 #define OS\_WDT\_AUTO\_HANDLING 0

watchdog timers automatic handle mode

## Timers

### 2.6.4.2.2 #define OS\_WDT\_USER\_HANDLING 1

watchdog timers manual handle mode

### 2.6.4.2.3 #define OS\_WDT\_DISABLED 2

watchdog timers disable mode

### 2.6.4.2.4 #define OS\_CORE\_WDT\_AUTO\_HANDLING 0

core watchdog timers automatic handling mode

### 2.6.4.2.5 #define OS\_CORE\_WDT\_USER\_HANDLING 1

core watchdog timers manual handling mode

## 2.6.4.3 Enumeration Type Documentation

### 2.6.4.3.1 enum watchdog\_wrs\_mode

SC39xx Watchdogs WRS modes.

Enumerator

***GENERATE\_ONLY\_NMI*** WDT only serve NMI.

***GENERATE\_MPIC\_INTERRUPT*** Internal interrupt sent over to the MPIC.

***GENERATE\_RESET\_REQ\_B*** Internal interrupt sent over to the MPIC and device output RESET\_REQ\_B is asserted to external world.

***GENERATE\_AUTO\_RESET*** Internal interrupt sent over to the MPIC and automatic reset of that core.

## 2.6.4.4 Function Documentation

### 2.6.4.4.1 os\_status osCoreWatchdogSupport ( *uint64\_t timer\_count, watchdog\_wrs\_mode wrs\_second\_expiration, os\_swi\_priority priority, os\_hwi\_function nmi\_handler, os\_hwi\_arg argument, uint32\_t tick\_parameter* )

Sets the SC39xx watchdog to be served by the OS. Configure and reserved SOC timer and SW interrupt for this cause. After this function the watchdog timer start counting.

## Parameters

<i>timer_count</i>	- The timeout period of the watchdog, in system clocks.
<i>priority</i>	- The SW Interrupt priority of the watchdog service handler.
<i>wrs_second_&lt;br&gt;expiration</i>	- Watchdog operation mode. Permitted values: GENERATE_ONLY_NMI - WDT only serve NMI. GENERATE_MPIC_INTERRUPT - Internal interrupt sent over to the MPIC. GENERATE_RESET_REQ_B - Internal interrupt sent over to the MPIC and device output RESET_REQ_B is asserted to external world. GENERATE_AUTO_RESET - Internal interrupt sent over to the MPIC and automatic reset of that core.
<i>nmi_handler</i>	- optional interrupt function (ISR), relevant only if mode is GENERATE_NMI. If mode is GENERATE_RESET or if there is no specific handler, this parameter must be NULL.
<i>argument</i>	- optional argument to be passed to the interrupt handler function.
<i>tick_parameter</i>	- number ticks in a second

## Return values

<i>OS_SUCCESS</i>	- the watchdog SWI and timer were initialized successfully.
<i>OS_FAIL</i>	- the OS failed to initialize the watchdog SWI and timer.

**2.6.4.4.2 *os\_status osCoreWatchdogCreate ( uint64\_t timer\_count, watchdog\_wrs\_mode wrs\_second\_expiration, os\_hwi\_function nmi\_handler, os\_hwi\_arg argument )***

Sets the core watchdog parameters. The watchdog is not enabled until [osCoreWatchdogEnable\(\)](#) is called.

## Parameters

<i>timer_count</i>	- The timeout period of the watchdog, in system clocks.
<i>wrs_second_&lt;br&gt;expiration</i>	- Watchdog operation mode. Permitted values: GENERATE_ONLY_NMI - WDT only serve NMI. GENERATE_MPIC_INTERRUPT - Internal interrupt sent over to the MPIC. GENERATE_RESET_REQ_B - Internal interrupt sent over to the MPIC and device output RESET_REQ_B is asserted to external world. GENERATE_AUTO_RESET - Internal interrupt sent over to the MPIC and automatic reset of that core.
<i>nmi_handler</i>	- optional interrupt function (ISR) . If there is no specific handler, this parameter must be NULL.
<i>argument</i>	- optional argument to be passed to the interrupt handler function.

## Return values

<i>OS_SUCCESS</i>	- The watchdog was created successfully.
<i>OS_ERR_WDT_INVALID_TIMEOUT</i>	- The specified timeout value is not valid.

## Timers

### 2.6.4.4.3 void osCoreWatchdogEnable( )

Enables the watchdog.

Return values

<i>OS_SUCCESS</i>	- The watchdog was enabled successfully.
<i>OS_ERR_WDT_NOT_CREATED</i>	- The specified watchdog has not been created.

### 2.6.4.4.4 void osCoreWatchdogDisable( )

Disables the watchdog.

### 2.6.4.4.5 void osCoreWatchdogService( )

Services the watchdog.

### 2.6.4.4.6 uint64\_t osCoreWatchdogCounterGet( )

Retrieves the remaining time for the specified watchdog.

Returns

The remaining time for the specified watchdog.

## 2.6.5 OS Tick API

### 2.6.5.1 Overview

OS Tick access functions.

## Modules

- [OS Tick runtime API](#)

## 2.6.5.2 OS Tick runtime API

### 2.6.5.2.1 Overview

OS Tick runtime API.

#### Functions

- void [osTickCount](#) (uint32\_t \**up\_time*)
- uint64\_t [osTickTime](#) ()

### 2.6.5.2.2 Function Documentation

#### 2.6.5.2.2.1 void [osTickCount](#) ( uint32\_t \* *up\_time* )

Retrieves the OS Tick count for the user.

Parameters

<i>out</i>	<i>up_time</i>	- Receives the OS Tick count.
------------	----------------	-------------------------------

#### 2.6.5.2.2.2 uint64\_t [osTickTime](#) ( )

Calculates the number of cycles since the Tick operation started.

Returns

64 bit time stamp

This function can be interrupted. This function is intended to be used for taking time stamps for logging purposes. Since it can be interrupted the returned time cannot be guaranteed for accuracy.

## 2.7 Utilities

### 2.7.1 Overview

#### Modules

- [General System Utilities](#)
- [Debug Utilities](#)

## Utilities

### 2.7.2 General System Utilities

#### 2.7.2.1 Overview

##### Modules

- Data Types
- OS Error Coding
- Accessor API
- General System Functions
- System Information

#### 2.7.2.2 Data Types

##### 2.7.2.2.1 Overview

Data types used in SmartDSP OS

##### Macros

- #define HAVE\_C99\_DATATYPES
- #define INLINE static inline
- #define OS\_BYTE\_TYPE char
- #define OS\_SHORT\_TYPE short
- #define OS\_LONG\_TYPE long
- #define OS\_LONG\_LONG\_TYPE long long
- #define OS\_FLOAT\_TYPE float
- #define OS\_DOUBLE\_TYPE double
- #define NULL ((void\*)0)

##### Boolean definitions

If not compiling with C++ support, this is used to define boolean support

- typedef unsigned char **bool**
- #define FALSE (0)
- #define TRUE (1)

#### 2.7.2.2.2 Macro Definition Documentation

##### 2.7.2.2.2.1 #define HAVE\_C99\_DATATYPES

Line should be uncommented if external C99 header files are included.

##### 2.7.2.2.2.2 #define INLINE static inline

static inline function macro

**2.7.2.2.3 #define OS\_BYTE\_TYPE char**

1 byte object

**2.7.2.2.4 #define OS\_SHORT\_TYPE short**

2 byte object

**2.7.2.2.5 #define OS\_LONG\_TYPE long**

4 byte object

**2.7.2.2.6 #define OS\_LONG\_LONG\_TYPE long long**

8 byte object

**2.7.2.2.7 #define OS\_FLOAT\_TYPE float**

floating point object

**2.7.2.2.8 #define OS\_DOUBLE\_TYPE double**

double floating point object

**2.7.2.2.9 #define FALSE (0)**

Boolean false.

**2.7.2.2.10 #define TRUE (1)**

Boolean true.

**2.7.2.2.11 #define NULL ((void\*)0)**

Null pointer definition.

## 2.7.2.3 OS Error Coding

### 2.7.2.3.1 Overview

All error codes in SmartDSP OS

The error ([31:0]) is encoded according to the following scheme:

error[31:31] - set to 1 for architecture specific error.

error[30:30] - reserved, set to 0.

error[29:29] - set to 1 for system events indication.

error[28:28] - set to 1 for system information indication.

## Utilities

error[27:24] - architecture ID, valid only if error[31] is 1.

error[23:22] - reserved, set to 0.

error[21:16] - module ID.

error[15:0] - error ID.

## Macros

- #define OS\_ERR\_ARCH\_SPECIFIC 0x80000000
- #define OS\_ERROR\_BITS 0x00000000
- #define OS\_EVENT\_BITS 0x20000000
- #define OS\_INFORMATION\_BITS 0x10000000
- #define OS\_ERROR(err, mod) ((err) | (mod) | OS\_ERROR\_BITS)
- #define OS\_EVENT(err, mod) ((err) | (mod) | OS\_EVENT\_BITS)
- #define OS\_INFO(err, mod) ((err) | (mod) | OS\_INFORMATION\_BITS)
- #define OS\_ARCH\_ERROR(err, mod, arch) ((err) | (mod) | (arch) | OS\_ERR\_ARCH\_SPECIFIC)
- #define OS\_FAIL 0x00000000
- #define OS\_SUCCESS 0x00000001
- #define OS\_ERR\_UNKNOWN 0x00000002
- #define OS\_ERR\_NO\_MEMORY 0x0000FFFF
- #define OS\_ERR\_ADDRESS\_ERROR 0x0000FFF2
- #define OS\_ERR\_TRANSFER\_ERROR 0x0000FFF1
- #define OS\_ERR\_INVALID\_CONFIGURATION 0x0000FFF0
- #define OS\_ERR\_HANDLE\_INVALID 0x0000FFEF
- #define OS\_ERR\_PARAM\_INVALID 0x0000FFEE
- #define OS\_ERR\_MODE\_INVALID 0x0000FFED
- #define OS\_ERR\_FUNCTION\_INVALID 0x0000FFEC
- #define OS\_ERR\_COMMAND\_INVALID 0x0000FFEB
- #define OS\_ERR\_COMMAND\_UNSUPPORTED 0x0000FFEA
- #define OS\_ERR\_SPINLOCK\_TAKEN 0x0000FFE9
- #define OS\_ERR\_UNAVAILABLE 0x0000FFDF
- #define OS\_ERR\_ALREADY\_CREATED 0x0000FFDE
- #define OS\_ERR\_NOT\_CREATED 0x0000FFDD
- #define OS\_ERR\_NOT\_ACTIVE 0x0000FFDC
- #define OS\_ERR\_ALREADY\_FREE 0x0000FFDB
- #define OS\_ERR\_PRIORITY\_INVALID 0x0000FFDA
- #define OS\_ERR\_SOURCE\_INVALID 0x0000FFD9
- #define OS\_ERR\_DEST\_INVALID 0x0000FFD8
- #define OS\_ERR\_INTERVAL\_UNSUPPORTED 0x0000FFD7
- #define OS\_ERR\_EMPTY 0x0000FFD6
- #define OS\_ERR\_FULL 0x0000FFD4
- #define OS\_ERR\_TOO MUCH 0x0000FFD3
- #define OS\_ERR\_BUSY 0x0000FFD2
- #define OS\_ERR\_NO\_ROOM 0x0000FFD1
- #define OS\_ERR\_TYPE\_INVALID 0x0000FFD0
- #define OS\_ERR\_LENGTH\_INVALID 0x0000FFCF
- #define OS\_ERR\_TOO\_BIG 0x0000FFCE
- #define OS\_ERR\_TOO\_SMALL 0x0000FFCD
- #define OS\_ERR\_VERSION\_ERROR 0x0000FFCC
- #define OS\_ERR\_TIMEOUT 0x0000FFCB
- #define OS\_ERR\_PEND\_IN\_INTERRUPT 0x0000FFCA
- #define OS\_ERR\_OVERFLOW 0x0000FFC9
- #define OS\_ERR\_DELAY\_IN\_INTERRUPT 0x0000FFC8
- #define OS\_ERR\_YIELD\_IN\_INTERRUPT 0x0000FFC7

- #define OS\_ERR\_YIELD\_TO\_ILLEGAL\_TASK 0x0000FFC6
- #define OS\_ERR\_YIELD\_TO\_SINGLE\_TASK 0x0000FFC5
- #define OS\_ERR\_PEND\_IN\_LOCK 0x0000FFC4
- #define OS\_ERR\_ALREADY\_ACTIVE 0x0000FFC3
- #define OS\_ERR\_DELETE\_LOCKED 0x0000FFC2
- #define OS\_ERR\_DELAY\_IN\_LOCK 0x0000FFC1
- #define OS\_ERR\_UNDERRUN 0x0000FFC0
- #define OS\_RETURN\_NO\_SUCCESS(status) if(status != OS\_SUCCESS) RETURN\_ERROR(status);
- #define OS\_EVENT\_BUSY OS\_EVENT(OS\_ERR\_BUSY, OS\_ERRMODULE\_GENERAL)

## Functions

- void osReportEvent (uint32\_t event, const char \*file, int line, const char \*remarks)
- void REPORT\_EVENT (uint32\_t \_err)
- void REPORT\_EVENT\_MESSAGE (uint32\_t \_err, const char \*message)
- void REPORT\_ERROR (uint32\_t \_err)
- void REPORT\_ERROR\_MESSAGE (uint32\_t \_err, const char \*message)
- void RETURN\_ERROR (uint32\_t \_err)
- void RETURN\_ERROR\_MESSAGE (uint32\_t \_err, const char \*message)

## Error architecture coding

- #define OS\_ERRARCH\_MSC815X 0x07000000
- #define OS\_ERRARCH\_PSC9X3X 0x08000000

## Error module coding

- #define OS\_ERRMODULE\_GENERAL 0x00010000
- #define OS\_ERRMODULE\_HWI 0x00020000
- #define OS\_ERRMODULE\_SWI 0x00030000
- #define OS\_ERRMODULE\_TIMERS 0x00040000
- #define OS\_ERRMODULE\_HW\_TIMERS 0x00050000
- #define OS\_ERRMODULE\_QUEUES 0x00060000
- #define OS\_ERRMODULE\_MESSAGES 0x00070000
- #define OS\_ERRMODULE\_DMA 0x00080000
- #define OS\_ERRMODULE\_NET 0x00090000
- #define OS\_ERRMODULE\_BIO 0x000A0000
- #define OS\_ERRMODULE\_CIO 0x000B0000
- #define OS\_ERRMODULE\_SIO 0x000C0000
- #define OS\_ERRMODULE\_WDT 0x000D0000
- #define OS\_ERRMODULE\_TSK 0x000E0000
- #define OS\_ERRMODULE\_EVENT 0x000F0000
- #define OS\_ERRMODULE\_EVENT\_QUEUE 0x00100000
- #define OS\_ERRMODULE\_EVENT\_SEMAPHORE 0x00110000
- #define OS\_ERRMODULE\_LLD 0x00120000
- #define OS\_ERRMODULE\_TICK 0x00130000
- #define OS\_ERRMODULE\_COP 0x00140000

**Error Low Level Driver (LLD) coding**

- #define OS\_ERRMODULE\_TDM 0x00200000
- #define OS\_ERRMODULE\_ETHERNET 0x00210000
- #define OS\_ERRMODULE\_UART 0x00220000
- #define OS\_ERRMODULE\_HDI 0x00230000
- #define OS\_ERRMODULE\_DSI 0x00240000
- #define OS\_ERRMODULE\_MMU 0x00250000
- #define OS\_ERRMODULE\_SRIO 0x00260000
- #define OS\_ERRMODULE\_I2C 0x00270000
- #define OS\_ERRMODULE\_SPI 0x00280000
- #define OS\_ERRMODULE\_CLOCK 0x00290000
- #define OS\_ERRMODULE\_CLASS 0x002A0000
- #define OS\_ERRMODULE\_PERF\_MON 0x002B0000
- #define OS\_ERRMODULE\_L2\_CACHE 0x002C0000
- #define OS\_ERRMODULE\_MAPLE 0x002D0000
- #define OS\_ERRMODULE\_VIRQ 0x002E0000
- #define OS\_ERRMODULE\_DEBUG\_PRINT 0x002F0000
- #define OS\_ERRMODULE\_EMSG 0x00300000
- #define OS\_ERRMODULE\_QML 0x00310000
- #define OS\_ERRMODULE\_BML 0x00320000
- #define OS\_ERRMODULE\_HSSI 0x00330000
- #define OS\_ERRMODULE\_HDLC 0x00340000
- #define OS\_ERRMODULE\_AIC 0x00350000
- #define OS\_ERRMODULE\_CPRI 0x00360000
- #define OS\_ERRMODULE\_BMAN 0x00370000
- #define OS\_ERRMODULE\_QMAN 0x00380000
- #define OS\_ERRMODULE\_DTU 0x00390000
- #define OS\_ERRMODULE\_QDMA 0x003A0000
- #define OS\_ERRMODULE\_BOOT 0x003F0000

**Task related error codes**

- #define OS\_ERR\_TSK\_BLOCKING OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_ALREADY\_SUSPENDED OS\_ERROR(0x0000EFFE, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_DELAY\_IN\_INTERR OS\_ERROR(OS\_ERR\_DELAY\_IN\_INTERRUPT, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_YIELD\_TO\_ILLEGAL\_TASK OS\_ERROR(OS\_ERR\_YIELD\_TO\_ILLEGAL\_TASK, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_YIELD\_TO\_SINGLE\_TASK OS\_ERROR(OS\_ERR\_YIELD\_TO\_SINGLE\_TASK, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_OS\_ERR\_YIELD\_IN\_INTERR OS\_ERROR(OS\_ERR\_YIELD\_IN\_INTERRUPT, OS\_ERRMODULE\_TSK)
- #define OS\_ERR\_TSK\_OS\_ERR\_ALREADY\_ACTIVE OS\_ERROR(OS\_ERR\_ALREADY\_ACTIVE, OS\_ERRMODULE\_TSK)

- #define OS\_ERR\_TSK\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_TSKE)
- #define OS\_ERR\_TSK\_DELAY\_IN\_LOCK OS\_ERROR(OS\_ERR\_DELAY\_IN\_LOCK, OS\_ERRMODULE\_TSKE)
- #define OS\_ERR\_TSK\_DELETE\_LOCKED OS\_ERROR(OS\_ERR\_DELETE\_LOCKED, OS\_ERRMODULE\_TSKE)
- #define OS\_ERR\_TSK\_MMU\_SET\_IN\_INTERR OS\_ERROR(0x0000EFFD, OS\_ERRMODULE\_TSKE)
- #define OS\_ERR\_TSK\_STACK\_TOO\_BIG OS\_ERROR(OS\_ERR\_TOO\_BIG, OS\_ERRMODULE\_TSKE)
- #define OS\_ERR\_TSK\_STACK\_UNALIGNED OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_TSKE)

### Event related error codes

- #define OS\_ERR\_EVENT\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_EVENT)
- #define OS\_ERR\_EVENT\_PEND\_IN\_LOCK OS\_ERROR(OS\_ERR\_PEND\_IN\_LOCK, OS\_ERRMODULE\_EVENT)
- #define OS\_ERR\_EVENT\_QUEUE\_TIMEOUT OS\_ERROR(OS\_ERR\_TIMEOUT, OS\_ERRMODULE\_EVENT\_QUEUE)
- #define OS\_ERR\_EVENT\_QUEUE\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_EVENT\_QUEUE)
- #define OS\_ERR\_EVENT\_QUEUE\_PEND\_INTERR OS\_ERROR(OS\_ERR\_PEND\_IN\_INTERRUPT, OS\_ERRMODULE\_EVENT\_QUEUE)
- #define OS\_ERR\_EVENT\_QUEUE\_OVERFLOW OS\_ERROR(OS\_ERR\_OVERFLOW, OS\_ERRMODULE\_EVENT\_QUEUE)
- #define OS\_ERR\_EVENT\_QUEUE\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_EVENT\_QUEUE)
- #define OS\_ERR\_EVENT\_QUEUE\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_EVENT\_QUEUE)
- #define OS\_ERR\_EVENT\_SEMA\_TIMEOUT OS\_ERROR(OS\_ERR\_TIMEOUT, OS\_ERRMODULE\_EVENT\_SEMAPHORE)
- #define OS\_ERR\_EVENT\_SEMA\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_EVENT\_SEMAPHORE)
- #define OS\_ERR\_EVENT\_SEMA\_PEND\_INTERR OS\_ERROR(OS\_ERR\_PEND\_IN\_INTERRUPT, OS\_ERRMODULE\_EVENT\_SEMAPHORE)
- #define OS\_ERR\_EVENT\_SEMA\_OVERFLOW OS\_ERROR(OS\_ERR\_OVERFLOW, OS\_ERRMODULE\_EVENT\_SEMAPHORE)
- #define OS\_ERR\_EVENT\_SEMA\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_EVENT\_QUEUE)
- #define OS\_ERR\_EVENT\_SEMA\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_EVENT\_QUEUE)

## Utilities

### Hardware Interrupt related error codes

- #define OS\_ERR\_HWI\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_HWI)
- #define OS\_ERR\_HWI\_MODE\_INVALID OS\_ERROR(OS\_ERR\_MODE\_INVALID, OS\_ERRMODULE\_HWI)
- #define OS\_ERR\_HWI\_FUNCTION\_INVALID OS\_ERROR(OS\_ERR\_FUNCTION\_INVALID, OS\_ERRMODULE\_HWI)
- #define OS\_ERR\_HWI\_PRIORITY\_INVALID OS\_ERROR(OS\_ERR\_PRIORITY\_INVALID, OS\_ERRMODULE\_HWI)
- #define OS\_ERR\_HWI\_COMMAND\_INVALID OS\_ERROR(OS\_ERR\_COMMAND\_INVALID, OS\_ERRMODULE\_HWI)
- #define OS\_ERR\_HWI\_DISPATCHER\_INVALID OS\_ERROR(OS\_ERR\_PARAM\_INVALID, OS\_ERRMODULE\_HWI)
- #define OS\_ERR\_HWI\_NO\_ROOM OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_HWI)

### Software interrupt related error codes

- #define OS\_ERR\_SWI\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_SWI)
- #define OS\_ERR\_SWI\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_SWI)
- #define OS\_ERR\_SWI\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_SWI)
- #define OS\_ERR\_SWI\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_SWI)
- #define OS\_ERR\_SWI\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_SWI)
- #define OS\_ERR\_SWI\_FUNCTION\_INVALID OS\_ERROR(OS\_ERR\_FUNCTION\_INVALID, OS\_ERRMODULE\_SWI)
- #define OS\_ERR\_SWI\_PRIORITY\_INVALID OS\_ERROR(OS\_ERR\_PRIORITY\_INVALID, OS\_ERRMODULE\_SWI)

### Software timer error codes

- #define OS\_ERR\_TM\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_TIMERS)
- #define OS\_ERR\_TM\_MODE\_INVALID OS\_ERROR(OS\_ERR\_MODE\_INVALID, OS\_ERRMODULE\_TIMERS)
- #define OS\_ERR\_TM\_FUNCTION\_INVALID OS\_ERROR(OS\_ERR\_FUNCTION\_INVALID, OS\_ERRMODULE\_TIMERS)
- #define OS\_ERR\_TM\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_TIMERS)
- #define OS\_ERR\_TM\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_TIMERS)
- #define OS\_ERR\_TM\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_TIMERS)

- #define OS\_ERR\_TM\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_TIMERS)

#### Hardware timer related error codes

- #define OS\_ERR\_HW\_TM\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_MODE\_INVALID OS\_ERROR(OS\_ERR\_MODE\_INVALID, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_PRIORITY\_INVALID OS\_ERROR(OS\_ERR\_PRIORITY\_INVALID\_ID, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_SOURCE\_INVALID OS\_ERROR(OS\_ERR\_SOURCE\_INVALID, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_INTERVAL\_UNSUPPORTED OS\_ERROR(OS\_ERR\_INTERVAL\_UNSUPPORTED, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_ALREADY\_ACTIVE OS\_ERROR(OS\_ERR\_ALREADY\_ACTIVE, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_HW\_TIMERS)
- #define OS\_ERR\_HW\_TM\_OS\_ERR\_BUSY OS\_ERROR(OS\_ERR\_BUSY, OS\_ERRMODULE\_HW\_TIMERS)

#### Queue related error codes

- #define OS\_ERR\_Q\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_QUEUES)
- #define OS\_ERR\_Q\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_QUEUES)
- #define OS\_ERR\_Q\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_QUEUES)
- #define OS\_ERR\_Q\_EMPTY OS\_ERROR(OS\_ERR\_EMPTY, OS\_ERRMODULE\_QUEUES)
- #define OS\_ERR\_Q\_FULL OS\_ERROR(OS\_ERR\_FULL, OS\_ERRMODULE\_QUEUES)

#### Messaging related error codes

- #define OS\_ERR\_MSG\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_MESSAGES)
- #define OS\_ERR\_MSG\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_MESSAGES)
- #define OS\_ERR\_MSG\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_MESSAGES)

## Utilities

- #define OS\_ERR\_MSG\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_MESSAGES)
- #define OS\_ERR\_MSG\_FUNCTION\_INVALID OS\_ERROR(OS\_ERR\_FUNCTION\_INVALID, OS\_ERRMODULE\_MESSAGES)
- #define OS\_ERR\_MSG\_NUM\_LIMIT OS\_ERROR(OS\_ERR\_TOO MUCH, OS\_ERRMODULE\_MESSAGES)
- #define OS\_ERR\_MSG\_DEST\_INVALID OS\_ERROR(OS\_ERR\_DEST\_INVALID, OS\_ERRMODULE\_MESSAGES)
- #define OS\_ERR\_MSG\_SRC\_INVALID OS\_ERROR(OS\_ERR\_SOURCE\_INVALID, OS\_ERRMODULE\_MESSAGES)
- #define OS\_ERR\_MSG\_BUSY OS\_ERROR(OS\_ERR\_BUSY, OS\_ERRMODULE\_MESSAGE\_S)
- #define OS\_ERR\_MSG\_DEST\_LOCKED OS\_ERR\_MSG\_BUSY
- #define OS\_ERR\_MSG\_NO\_MSG\_TO\_GET OS\_ERROR(OS\_ERR\_ALREADY\_FREE, OS\_ERRMODULE\_MESSAGES)

### DMA related error codes

- #define OS\_ERR\_DMA\_RESOURCE\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_RESOURCE\_ALREADY\_FREE OS\_ERROR(OS\_ERR\_ALREADY\_FREE, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_NO\_ROOM\_FOR\_CHAIN OS\_ERROR(OS\_ERR\_NO\_ROOM, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_CHAIN\_FULL OS\_ERROR(OS\_ERR\_FULL, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_CHAIN\_TYPE\_INVALID OS\_ERROR(OS\_ERR\_TYPE\_INVALID, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_CHAIN\_LENGTH\_INVALID OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_CHAIN\_BOUND OS\_ERROR(0x0000EFFB, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_CHANNEL\_BOUND OS\_ERROR(0x0000EFFA, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_CHANNEL\_NOT\_BOUND OS\_ERROR(0x0000EFF9, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_CHANNEL\_INDEX\_INVALID OS\_ERROR(0x0000EFF8, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_PRIORITY\_TAKEN OS\_ERROR(0x0000EFF7, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_DEST\_NOT\_ALIGNED OS\_ERROR(0x0000EFF6, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_SOURCE\_NOT\_ALIGNED OS\_ERROR(0x0000EFF5, OS\_ERRMODULE\_DMA)
- #define OS\_ERR\_DMA\_SIZE\_NOT\_ALIGNED OS\_ERROR(0x0000EFF4, OS\_ERRMODULE\_DMA)

## Network stack related error codes

- #define OS\_ERR\_NET\_CONSUMED\_OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_NET\_TOO\_LARGE\_OS\_ERROR(OS\_ERR\_TOO\_BIG, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_NET\_TOO\_SMALL\_OS\_ERROR(OS\_ERR\_TOO\_SMALL, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_SOCKET\_UNAVAILABLE\_OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_RTP\_LENGTH\_ERROR\_OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_RTP\_VERSION\_ERROR\_OS\_ERROR(OS\_ERR\_VERSION\_ERROR, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_RTCP\_VERSION\_ERROR\_OS\_ERROR(OS\_ERR\_VERSION\_ERROR, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_RTCP\_TYPE\_INVALID\_OS\_ERROR(OS\_ERR\_TYPE\_INVALID, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_RTCP\_LENGTH\_ERROR\_OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_NET\_UNREACHABLE\_OS\_ERROR(0x0000EFFC, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_NET\_SP\_MISMATCH\_OS\_ERROR(0x0000EFFB, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_NO\_BUFFERS\_OS\_ERROR(OS\_ERR\_NO\_MEMORY, OS\_ERRMODULE\_GENERAL)
- #define OS\_ERR\_NO\_FRAMES\_OS\_ERROR(OS\_ERR\_NO\_MEMORY, OS\_ERRMODULE\_GENERAL)
- #define OS\_ERR\_ARP\_TABLE\_FULL\_OS\_ERROR(OS\_ERR\_FULL, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_NET\_UNKNOWN\_PROTOCOL\_OS\_ERROR(0x0000EFFA, OS\_ERRMODULE\_NET)
- #define OS\_ERR\_NET\_ND\_TABLE\_FULL\_OS\_ERROR(OS\_ERR\_FULL, OS\_ERRMODULE\_NET)

## MMU related error codes

- #define OS\_ERR\_MMU\_VIRT\_OVERLAPPED\_OS\_ERROR(0x0000FFFF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_PHYS\_OVERLAPPED\_OS\_ERROR(0x0000FFFE, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_WRONG\_ALIGNMENT\_OS\_ERROR(0x0000FFFD, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_WRONG\_SIZE\_OS\_ERROR(0x0000FFFC, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_WRONG\_DESC\_OS\_ERROR(0x0000FFFB, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_WRONG\_BOUNDARY\_OS\_ERROR(0x0000FFFA, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_MULTIPLE\_HIT\_OS\_ERROR(0x0000FF0F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_NON\_MAPPED\_OS\_ERROR(0x0000FF1F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_PRIVILEGE\_OS\_ERROR(0x0000FF2F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_NOT\_ALIGNED\_OS\_ERROR(0x0000FF3F, OS\_ERRMODULE\_MMU)

## Utilities

- #define OS\_ERR\_MMU\_THERESAME\_ADDR OS\_ERROR(0x0000FF4F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_SEG\_MISS OS\_ERROR(0x0000FF5F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_EDC OS\_ERROR(0x0000FF6F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DSPE\_ERR OS\_ERROR(0x0000FF7F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_PSPE\_ERR OS\_ERROR(0x0000FF8F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DPV\_ERR OS\_ERROR(0x0000FF9F, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DCCV\_ERR OS\_ERROR(0x0000FFAF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DAVW\_ERR OS\_ERROR(0x0000FFBF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DAVD\_ERR OS\_ERROR(0x0000FFCF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DECC\_ERR OS\_ERROR(0x0000FFDF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DRE\_ERR OS\_ERROR(0x0000FFEF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DNC\_ERR OS\_ERROR(0x0000F0FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DNCC\_ERR OS\_ERROR(0x0000F1FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DSOV\_ERR OS\_ERROR(0x0000F2FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DSAS\_ERR OS\_ERROR(0x0000F3FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_DPAS\_ERR OS\_ERROR(0x0000F4FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_PECC\_ERR OS\_ERROR(0x0000F5FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_PFE\_ERR OS\_ERROR(0x0000F6FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_PNC\_ERR OS\_ERROR(0x0000F7FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERROR\_MEM\_TYPE\_ATTR\_NOT\_MATCHING OS\_ERROR(0x0000F8FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_L1\_CACHE\_CANNOT\_BE\_DISABLED OS\_ERROR(0x0000F9FF, OS\_ERRMODULE\_MMU)
- #define OS\_ERR\_MMU\_STACK\_IS\_NOT\_RESERVED OS\_ERROR(0x0000F9FF, OS\_ERRMODULE\_MMU)

### BIO related error codes

- #define OS\_EVENT\_BIO\_DEQUEUE OS\_EVENT(OS\_ERR\_MODE\_INVALID, OS\_ERRMODULE\_BIO)

### COP related error codes

- #define OS\_ERR\_COP\_QUEUE\_SIZE\_MISMATCH OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_COP)

### L2 cache related error codes

- #define OS\_ERR\_L2\_CACHE\_INVALID\_FUNCTION OS\_ERROR(OS\_ERR\_FUNCTION\_INVALID, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_L2\_CACHE)

- #define OS\_ERR\_L2\_CACHE\_WRONG\_ALIGNMENT OS\_ERROR(0x0000FFFF, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_WRONG\_SIZE OS\_ERROR(0x0000FFFE, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_NOT\_CACHEABLE OS\_ERROR(0x0000FFFD, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_PARTITION\_FULL OS\_ERROR(0x0000FFFC, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_CME\_LACK\_OF\_SPACE OS\_ERROR(0x0000FFFB, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_CME\_DISABLE\_IN\_CONTROL\_REGS OS\_ERROR(0x0000FFFA, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_CME\_INVALID\_COMMAND OS\_ERROR(0x0000FFFA, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_CME\_IS\_BUSY OS\_ERROR(0x0000FFF9, OS\_ERRMODULE\_L2\_CACHE)
- #define OS\_ERR\_L2\_CACHE\_CME\_INVALID\_PARAMS OS\_ERROR(0x0000FFF8, OS\_ERRMODULE\_L2\_CACHE)

#### Debug and Trace Unit related error codes

- #define OS\_ERR\_DTU\_TRIAD\_COUNTERS\_ARE\_ALREADY\_ALLOCATED OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_DTU)

#### I2C related error codes

- #define OS\_ERR\_I2C\_INVALID\_PARAM OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_I2C)
- #define OS\_ERR\_I2C\_LOST\_ARBITRATION OS\_ERROR(0x0000EFFE, OS\_ERRMODULE\_I2C)
- #define OS\_ERR\_I2C\_9TH\_CLOCK\_TIMEOUT OS\_ERROR(0x0000EFFD, OS\_ERRMODULE\_I2C)
- #define OS\_ERR\_I2C\_BUS\_STUCK OS\_ERROR(0x0000EFFC, OS\_ERRMODULE\_I2C)
- #define OS\_ERR\_I2C\_UNAVAILABLE OS\_ERROR(0x0000EFFB, OS\_ERRMODULE\_I2C)
- #define OS\_ERR\_I2C\_BUS\_BUSY OS\_ERROR(0x0000EFFA, OS\_ERRMODULE\_I2C)

#### Qman related error codes

- #define OS\_ERR\_QMAN\_INVALID\_PARAM OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_QMAN)
- #define OS\_ERR\_QMAN\_INVALID\_STATE OS\_ERROR(0x0000EFFE, OS\_ERRMODULE\_QMAN)
- #define OS\_ERR\_QMAN\_QUEUE\_IS\_EMPTY OS\_ERROR(0x0000EFFD, OS\_ERRMODULE\_QMAN)
- #define OS\_ERR\_QMAN\_PORTAL\_IS\_BUSY OS\_ERROR(0x0000EFFC, OS\_ERRMODULE\_QMAN)
- #define OS\_ERR\_QMAN\_FQ\_IS\_BUSY OS\_ERROR(0x0000EFFB, OS\_ERRMODULE\_QMAN)

## Utilities

### Watchdog related error codes

- #define OS\_ERR\_WDT\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_WDT)
- #define OS\_ERR\_WDT\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_WDT)
- #define OS\_ERR\_WDT\_INVALID\_TIMEOUT OS\_ERROR(OS\_ERR\_PARAM\_INVALID, OS\_ERRMODULE\_WDT)
- #define OS\_ERR\_WDT\_INVALID\_MODE OS\_ERROR(OS\_ERR\_MODE\_INVALID, OS\_ERRMODULE\_WDT)
- #define OS\_ERR\_WDT\_DISABLED OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_WDT)
- #define OS\_ERR\_WDT\_TIMEOUT\_TOO\_SMALL OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_WDT)

### SPI related error codes

- #define OS\_ERR\_SPI\_INVALID\_MODE OS\_ERROR(OS\_ERR\_MODE\_INVALID, OS\_ERRMODULE\_SPI)
- #define OS\_ERR\_SPI\_NO\_MEMORY OS\_ERROR(OS\_ERR\_NO\_MEMORY, OS\_ERRMODULE\_SPI)
- #define OS\_ERR\_SPI\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_SPI)
- #define OS\_ERR\_SPI\_INVALID\_PARAM OS\_ERROR(OS\_ERR\_PARAM\_INVALID, OS\_ERRMODULE\_SPI)
- #define OS\_ERR\_SPI\_TX\_BUSY OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_SPI)
- #define OS\_ERR\_SPI\_TX\_ERROR OS\_ERROR(0x0000EFFE, OS\_ERRMODULE\_SPI)
- #define OS\_ERR\_SPI\_RX\_BUSY OS\_ERROR(OS\_ERR\_BUSY, OS\_ERRMODULE\_SPI)
- #define OS\_ERR\_SPI\_MULTI\_MASTER\_ERROR OS\_ERROR(0x0000EFFD, OS\_ERRMODULE\_SPI)

### Ethernet related error codes

- #define OS\_ERR\_ETHERNET\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_ETHERNET)

### HDLC related error codes

- #define OS\_ERR\_HDLC\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_HDLC)

### CLASS related error codes

- #define OS\_ERR\_CLASS\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_CLASS)
- #define OS\_ERR\_CLASS\_INVALID\_CLASS OS\_ERROR(OS\_ERR\_DEST\_INVALID, OS\_ERRMODULE\_CLASS)

- #define OS\_ERR\_CLASS\_BAD\_CONFIG OS\_ERROR(0x0000FFFF, OS\_ERRMODULE\_CLASS)

#### Performance Monitor related error codes

- #define OS\_ERR\_PERF\_MON\_BAD\_CONFIG OS\_ERROR(0x0000FFFF, OS\_ERRMODULE\_PERF\_MON)

#### MAPLE related error codes

- #define OS\_ERR\_MAPLE\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_MAPLE)
- #define OS\_ERR\_MAPLE\_NO\_ROOM OS\_ERROR(OS\_ERR\_FULL, OS\_ERRMODULE\_MAPLE)
- #define OS\_ERR\_MAPLE\_NO\_MEM OS\_ERROR(OS\_ERR\_NO\_MEMORY, OS\_ERRMODULE\_MAPLE)
- #define OS\_ERR\_MAPLE\_TOO\_MANY\_BD OS\_ERROR(OS\_ERR\_TOO MUCH, OS\_ERRMODULE\_MAPLE)

#### LLD related error codes

- #define OS\_SUCCESS\_LLD\_TX OS\_ERROR(0x0000FFFF, OS\_ERRMODULE\_LLD)
- #define OS\_EVENT\_LLD\_EVENT OS\_EVENT(0x00000FFF, OS\_ERRMODULE\_LLD)

#### Virtual interrupts related error codes

- #define OS\_ERR\_VIRQ\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_VIRQ)
- #define OS\_ERR\_VIRQ\_ALREADY\_FREE OS\_ERROR(OS\_ERR\_ALREADY\_FREE, OS\_ERRMODULE\_VIRQ)

#### Debug Print related error codes

- #define OS\_ERR\_DEBUG\_PRINT\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_DEBUG\_PRINT);
- #define OS\_ERR\_DEBUG\_PRINT\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_DEBUG\_PRINT);
- #define OS\_ERR\_DEBUG\_PRINT\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_DEBUG\_PRINT);
- #define OS\_ERR\_DEBUG\_PRINT\_LENGTH\_INVALID OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_DEBUG\_PRINT)
- #define OS\_ERR\_DEBUG\_PRINT\_MDP\_ACTIVE OS\_ERROR(OS\_ERR\_BUSY, OS\_ERRMODULE\_DEBUG\_PRINT)
- #define OS\_ERR\_DEBUG\_PRINT\_OVERFLOW OS\_ERROR(OS\_ERR\_OVERFLOW, OS\_ERRMODULE\_DEBUG\_PRINT)

## Utilities

### RapidIO related error codes

- #define `OS_ERR_RIO_NO_SYNC OS_ERROR(0x0000EFFF, OS_ERRMODULE_SARIO)`
- #define `OS_ERR_RIO_PORT_STOPPED OS_ERROR(0x0000EFFE, OS_ERRMODULE_SARIO)`
- #define `OS_ERR_RIO_LINK_RESPONSE_TIME_OUT OS_ERROR(0x0000EFFD, OS_ERRMODULE_SARIO)`
- #define `OS_ERR_RIO_LINK_UNRECOVERABLE_ERROR OS_ERROR(0x0000EFFC, OS_ERRMODULE_SARIO)`

### eMSG related error codes

- #define `OS_ERR_EMSG_CHANNEL_UNAVAILABLE OS_ERROR(OS_ERR_UNAVAILABLE, OS_ERRMODULE_EMSG)`

### QML related error codes

- #define `OS_ERR_QML_QUEUE_FULL OS_ERROR(OS_ERR_FULL, OS_ERRMODULE_QML)`
- #define `OS_ERR_QML_QUEUE_EMPTY OS_ERROR(OS_ERR_EMPTY, OS_ERRMODULE_QML)`
- #define `OS_ERR_QML_CHANNEL_UNAVAILABLE OS_ERROR(OS_ERR_UNAVAILABLE, OS_ERRMODULE_QML)`

### BML related error codes

- #define `OS_ERR_BML_CHANNEL_UNAVAILABLE OS_ERROR(OS_ERR_UNAVAILABLE, OS_ERRMODULE_BML)`
- #define `OS_ERR_BML_RING_FULL OS_ERROR(OS_ERR_FULL, OS_ERRMODULE_BML)`
- #define `OS_ERR_BML_RING_EMPTY OS_ERROR(OS_ERR_EMPTY, OS_ERRMODULE_BML)`

### HSSI related error codes

- #define `OS_ERR_HSSI_NO_SYNC OS_ERROR(0x0000EFFF, OS_ERRMODULE_HSSI)`

#### 2.7.2.3.2 Macro Definition Documentation

##### 2.7.2.3.2.1 `#define OS_ERR_ARCH_SPECIFIC 0x80000000`

Indicated architecture specific error.

##### 2.7.2.3.2.2 `#define OS_ERROR_BITS 0x00000000`

Indicates system error.

**2.7.2.3.2.3 #define OS\_EVENT\_BITS 0x20000000**

Indicates system event.

**2.7.2.3.2.4 #define OS\_INFORMATION\_BITS 0x10000000**

Indicates system information.

**2.7.2.3.2.5 #define OS\_ERROR( err, mod ) ((err) | (mod) | OS\_ERROR\_BITS)**

Constructing macro for building a module specific error code.

**2.7.2.3.2.6 #define OS\_EVENT( err, mod ) ((err) | (mod) | OS\_EVENT\_BITS)**

Constructing macro for building a module specific event code.

**2.7.2.3.2.7 #define OS\_INFO( err, mod ) ((err) | (mod) | OS\_INFORMATION\_BITS)**

Constructing macro for building a module specific information code.

**2.7.2.3.2.8 #define OS\_ARCH\_ERROR( err, mod, arch ) ((err) | (mod) | (arch) | OS\_ERR\_ARCH\_SPECIFIC)**

Constructing macro for building a architecture and module specific error code.

**2.7.2.3.2.9 #define OS\_ERRARCH\_MSC815X 0x07000000**

Architecture is MSC815X.

**2.7.2.3.2.10 #define OS\_ERRARCH\_PSC9X3X 0x08000000**

Architecture is PSC9X3X.

**2.7.2.3.2.11 #define OS\_ERRMODULE\_GENERAL 0x00010000**

General software module.

**2.7.2.3.2.12 #define OS\_ERRMODULE\_HWI 0x00020000**

Hardware interrupt software module.

**2.7.2.3.2.13 #define OS\_ERRMODULE\_SWI 0x00030000**

Software interrupt software module.

**2.7.2.3.2.14 #define OS\_ERRMODULE\_TIMERS 0x00040000**

Software timers software module.

## Utilities

**2.7.2.3.2.15 #define OS\_ERRMODULE\_HW\_TIMERS 0x00050000**

Hardware timers software module.

**2.7.2.3.2.16 #define OS\_ERRMODULE\_QUEUES 0x00060000**

Queues software module.

**2.7.2.3.2.17 #define OS\_ERRMODULE\_MESSAGES 0x00070000**

Messaging software module.

**2.7.2.3.2.18 #define OS\_ERRMODULE\_DMA 0x00080000**

DMA software module.

**2.7.2.3.2.19 #define OS\_ERRMODULE\_NET 0x00090000**

Network stacks software module.

**2.7.2.3.2.20 #define OS\_ERRMODULE\_BIO 0x000A0000**

Buffered I/O (BIO) software module.

**2.7.2.3.2.21 #define OS\_ERRMODULE\_CIO 0x000B0000**

Character I/O (CIO) software module.

**2.7.2.3.2.22 #define OS\_ERRMODULE\_SIO 0x000C0000**

Synchronized I/O (SIO) software module.

**2.7.2.3.2.23 #define OS\_ERRMODULE\_WDT 0x000D0000**

Watchdog timers software module.

**2.7.2.3.2.24 #define OS\_ERRMODULE\_TSK 0x000E0000**

Tasks software module.

**2.7.2.3.2.25 #define OS\_ERRMODULE\_EVENT 0x000F0000**

Events software module.

**2.7.2.3.2.26 #define OS\_ERRMODULE\_EVENT\_QUEUE 0x00100000**

Events queue software module.

**2.7.2.3.2.27 #define OS\_ERRMODULE\_EVENT\_SEMAPHORE 0x00110000**

Events semaphore software module.

**2.7.2.3.2.28 #define OS\_ERRMODULE\_LLD 0x00120000**

Low Level Driver (LLD) software module.

**2.7.2.3.2.29 #define OS\_ERRMODULE\_TICK 0x00130000**

System tick software module.

**2.7.2.3.2.30 #define OS\_ERRMODULE\_COP 0x00140000**

Co-Processor (COP) software module.

**2.7.2.3.2.31 #define OS\_ERRMODULE\_TDM 0x00200000**

Time Division Multiplexing (TDM) LLD.

**2.7.2.3.2.32 #define OS\_ERRMODULE\_ETHERNET 0x00210000**

Ethernet LLD.

**2.7.2.3.2.33 #define OS\_ERRMODULE\_UART 0x00220000**

UART LLD.

**2.7.2.3.2.34 #define OS\_ERRMODULE\_HDI 0x00230000**

Host Interface (HDI) LLD.

**2.7.2.3.2.35 #define OS\_ERRMODULE\_DSI 0x00240000**

Direct Slave Interface (DSI) LLD.

**2.7.2.3.2.36 #define OS\_ERRMODULE\_MMU 0x00250000**

Memory Management Unit (MMU) LLD.

**2.7.2.3.2.37 #define OS\_ERRMODULE\_SRIO 0x00260000**

Serial RapidIO LLD.

**2.7.2.3.2.38 #define OS\_ERRMODULE\_I2C 0x00270000**

I2C LLD.

**2.7.2.3.2.39 #define OS\_ERRMODULE\_SPI 0x00280000**

Serial Peripheral Interface (SPI) LLD.

**2.7.2.3.2.40 #define OS\_ERRMODULE\_CLOCK 0x00290000**

Clocks LLD.

## Utilities

**2.7.2.3.2.41 #define OS\_ERRMODULE\_CLASS 0x002A0000**

Chip-Level Arbitration and Switching System LLD.

**2.7.2.3.2.42 #define OS\_ERRMODULE\_PERF\_MON 0x002B0000**

Performance Monitor LLD.

**2.7.2.3.2.43 #define OS\_ERRMODULE\_L2\_CACHE 0x002C0000**

L2 cache LLD.

**2.7.2.3.2.44 #define OS\_ERRMODULE\_MAPLE 0x002D0000**

Multi Accelerator Platform Engine (MAPLE) LLD.

**2.7.2.3.2.45 #define OS\_ERRMODULE\_VIRQ 0x002E0000**

Virtual Interrupts LLD.

**2.7.2.3.2.46 #define OS\_ERRMODULE\_DEBUG\_PRINT 0x002F0000**

Debug Print LLD.

**2.7.2.3.2.47 #define OS\_ERRMODULE\_EMSG 0x00300000**

Enhanced Message Unit (eMSG) LLD.

**2.7.2.3.2.48 #define OS\_ERRMODULE\_QML 0x00310000**

QMan-Lite (QML) LLD.

**2.7.2.3.2.49 #define OS\_ERRMODULE\_BML 0x00320000**

BMan-Lite (BML) LLD.

**2.7.2.3.2.50 #define OS\_ERRMODULE\_HSSI 0x00330000**

High Speed Serial Interface (HSSI) LLD.

**2.7.2.3.2.51 #define OS\_ERRMODULE\_HDLC 0x00340000**

High-Level Data Link Control LLD.

**2.7.2.3.2.52 #define OS\_ERRMODULE\_AIC 0x00350000**

Antenna Interface Controller.

**2.7.2.3.2.53 #define OS\_ERRMODULE\_CPRI 0x00360000**

Antenna Interface Controller.

**2.7.2.3.2.54 #define OS\_ERRMODULE\_BMAN 0x00370000**

Buffer's manager.

**2.7.2.3.2.55 #define OS\_ERRMODULE\_QMAN 0x00380000**

Queue's manager.

**2.7.2.3.2.56 #define OS\_ERRMODULE\_DTU 0x00390000**

Debug and Trace Unit.

**2.7.2.3.2.57 #define OS\_ERRMODULE\_QDMA 0x003A0000**

QDMA Unit.

**2.7.2.3.2.58 #define OS\_ERRMODULE\_BOOT 0x003F0000**

Reserved coding space for boot ROM.

**2.7.2.3.2.59 #define OS\_FAIL 0x00000000**

General failure.

**2.7.2.3.2.60 #define OS\_SUCCESS 0x00000001**

General success.

**2.7.2.3.2.61 #define OS\_ERR\_UNKNOWN 0x00000002**

Unknown error.

**2.7.2.3.2.62 #define OS\_ERR\_NO\_MEMORY 0x0000FFFF**

No memory available.

**2.7.2.3.2.63 #define OS\_ERR\_ADDRESS\_ERROR 0x0000FFF2**

Passed address is invalid.

**2.7.2.3.2.64 #define OS\_ERR\_TRANSFER\_ERROR 0x0000FFF1**

Passed configuration is invalid.

**2.7.2.3.2.65 #define OS\_ERR\_INVALID\_CONFIGURATION 0x0000FFF0**

Passed configuration is invalid.

**2.7.2.3.2.66 #define OS\_ERR\_HANDLE\_INVALID 0x0000FFEF**

Passed handle is invalid.

## Utilities

### **2.7.2.3.2.67 #define OS\_ERR\_PARAM\_INVALID 0x0000FFEE**

Passed parameter is invalid.

### **2.7.2.3.2.68 #define OS\_ERR\_MODE\_INVALID 0x0000FFED**

Passed mode is invalid.

### **2.7.2.3.2.69 #define OS\_ERR\_FUNCTION\_INVALID 0x0000FFEC**

Passed function is invalid.

### **2.7.2.3.2.70 #define OS\_ERR\_COMMAND\_INVALID 0x0000FFEB**

Passed command is invalid.

### **2.7.2.3.2.71 #define OS\_ERR\_COMMAND\_UNSUPPORTED 0x0000FFEA**

Passed command is unsupported.

### **2.7.2.3.2.72 #define OS\_ERR\_SPINLOCK\_TAKEN 0x0000FFE9**

The command could not obtain a spinlock, and failed.

### **2.7.2.3.2.73 #define OS\_ERR\_UNAVAILABLE 0x0000FFDF**

Resource is unavailable.

### **2.7.2.3.2.74 #define OS\_ERR\_ALREADY\_CREATED 0x0000FFDE**

Resource was already created.

### **2.7.2.3.2.75 #define OS\_ERR\_NOT\_CREATED 0x0000FFDD**

Resource was not created.

### **2.7.2.3.2.76 #define OS\_ERR\_NOT\_ACTIVE 0x0000FFDC**

Resource was created, but not activated.

### **2.7.2.3.2.77 #define OS\_ERR\_ALREADY\_FREE 0x0000FFDB**

resource was already frees

### **2.7.2.3.2.78 #define OS\_ERR\_PRIORITY\_INVALID 0x0000FFDA**

Passed priority is invalid.

### **2.7.2.3.2.79 #define OS\_ERR\_SOURCE\_INVALID 0x0000FFD9**

Passed source is invalid.

**2.7.2.3.2.80 #define OS\_ERR\_DEST\_INVALID 0x0000FFD8**

Passed destination is invalid.

**2.7.2.3.2.81 #define OS\_ERR\_INTERVAL\_UNSUPPORTED 0x0000FFD7**

Passed interval is unsupported.

**2.7.2.3.2.82 #define OS\_ERR\_EMPTY 0x0000FFD6**

Resource is empty.

**2.7.2.3.2.83 #define OS\_ERR\_FULL 0x0000FFD4**

Resource is full.

**2.7.2.3.2.84 #define OS\_ERR\_TOO MUCH 0x0000FFD3**

Attempt to process too much data.

**2.7.2.3.2.85 #define OS\_ERR\_BUSY 0x0000FFD2**

Resource is currently busy.

**2.7.2.3.2.86 #define OS\_ERR\_NO\_ROOM 0x0000FFD1**

No room to store all of the data.

**2.7.2.3.2.87 #define OS\_ERR\_TYPE\_INVALID 0x0000FFD0**

Indicated type of resource is invalid.

**2.7.2.3.2.88 #define OS\_ERR\_LENGTH\_INVALID 0x0000FFCF**

Passed length is invalid.

**2.7.2.3.2.89 #define OS\_ERR\_TOO\_BIG 0x0000FFCE**

Data is too large.

**2.7.2.3.2.90 #define OS\_ERR\_TOO\_SMALL 0x0000FFCD**

Data is too small.

**2.7.2.3.2.91 #define OS\_ERR\_VERSION\_ERROR 0x0000FFCC**

Version is not compatible.

**2.7.2.3.2.92 #define OS\_ERR\_TIMEOUT 0x0000FFCB**

Timeout.

## Utilities

### **2.7.2.3.2.93 #define OS\_ERR\_PEND\_IN\_INTERRUPT 0x0000FFCA**

Attempt to pend while in interrupt context.

### **2.7.2.3.2.94 #define OS\_ERR\_OVERFLOW 0x0000FFC9**

Overflow error.

### **2.7.2.3.2.95 #define OS\_ERR\_DELAY\_IN\_INTERRUPT 0x0000FFC8**

Attempt to delay while in interrupt context.

### **2.7.2.3.2.96 #define OS\_ERR\_YIELD\_IN\_INTERRUPT 0x0000FFC7**

Attempt to yield while in interrupt context.

### **2.7.2.3.2.97 #define OS\_ERR\_YIELD\_TO\_ILLEGAL\_TASK 0x0000FFC6**

Attempt to yield to an illegal task.

### **2.7.2.3.2.98 #define OS\_ERR\_YIELD\_TO\_SINGLE\_TASK 0x0000FFC5**

Attempt to yield when there are no other tasks.

### **2.7.2.3.2.99 #define OS\_ERR\_PEND\_IN\_LOCK 0x0000FFC4**

Attempt to pend when scheduler locked.

### **2.7.2.3.2.100 #define OS\_ERR\_ALREADY\_ACTIVE 0x0000FFC3**

Attempt to activate an already active resource.

### **2.7.2.3.2.101 #define OS\_ERR\_DELETE\_LOCKED 0x0000FFC2**

Attempt to delete a locked resource.

### **2.7.2.3.2.102 #define OS\_ERR\_DELAY\_IN\_LOCK 0x0000FFC1**

Attempt to delay from within a locked resource.

### **2.7.2.3.2.103 #define OS\_ERR\_UNDERRUN 0x0000FFC0**

Underrun error.

### **2.7.2.3.2.104 #define OS\_RETURN\_NO\_SUCCESS( *status* ) if(*status* != OS\_SUCCESS) RETURN\_ERROR(*status*);**

Check and return on failure.

**2.7.2.3.2.105 #define OS\_ERR\_TSK\_BLOCKING OS\_ERROR(OS\_ERR\_NOT\_ACTIVE,  
OS\_ERRMODULE\_TSK)**

Task is blocking.

**2.7.2.3.2.106 #define OS\_ERR\_TSK\_ALREADY\_SUSPENDED OS\_ERROR(0x0000EFFE,  
OS\_ERRMODULE\_TSK)**

Attempt to suspend an already suspended task.

**2.7.2.3.2.107 #define OS\_ERR\_TSK\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED,  
OS\_ERRMODULE\_TSK)**

Task not yet created.

**2.7.2.3.2.108 #define OS\_ERR\_TSK\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_←  
CREATED, OS\_ERRMODULE\_TSK)**

Attempt to create an already created task.

**2.7.2.3.2.109 #define OS\_ERR\_TSK\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE,  
OS\_ERRMODULE\_TSK)**

Task is unavailable.

**2.7.2.3.2.110 #define OS\_ERR\_TSK\_DELAY\_IN\_INTERR OS\_ERROR(OS\_ERR\_DELAY\_IN\_I←  
NTERRUPT, OS\_ERRMODULE\_TSK)**

Attempt to delay a task while in interrupt context.

**2.7.2.3.2.111 #define OS\_ERR\_TSK\_YIELD\_TO\_ILLEGAL\_TASK OS\_ERROR(OS\_ERR\_YIELD\_←  
\_TO\_ILLEGAL\_TASK, OS\_ERRMODULE\_TSK)**

Attempt to yield to an illegal task.

**2.7.2.3.2.112 #define OS\_ERR\_TSK\_YIELD\_TO\_SINGLE\_TASK OS\_ERROR(OS\_ERR\_YIELD\_←  
\_TO\_SINGLE\_TASK, OS\_ERRMODULE\_TSK)**

Attempt to yield when there is a single task in the system.

**2.7.2.3.2.113 #define OS\_ERR\_TSK\_OS\_ERR\_YIELD\_IN\_INTERR OS\_ERROR(OS\_ERR\_YIEL←  
D\_IN\_INTERRUPT, OS\_ERRMODULE\_TSK)**

Attempt to yield a task while in interrupt context.

**2.7.2.3.2.114 #define OS\_ERR\_TSK\_OS\_ERR\_ALREADY\_ACTIVE OS\_ERROR(OS\_ERR\_ALR←  
EADY\_ACTIVE, OS\_ERRMODULE\_TSK)**

Attempt activate an already active task.

## Utilities

**2.7.2.3.2.115 #define OS\_ERR\_TSK\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_TSK)**

Attempt to query an inactive task.

**2.7.2.3.2.116 #define OS\_ERR\_TSK\_DELAY\_IN\_LOCK OS\_ERROR(OS\_ERR\_DELAY\_IN\_LOCK, OS\_ERRMODULE\_TSK)**

Attempt to delay a task while the scheduler is locked.

**2.7.2.3.2.117 #define OS\_ERR\_TSK\_DELETE\_LOCKED OS\_ERROR(OS\_ERR\_DELETE\_LOCKED, OS\_ERRMODULE\_TSK)**

Attempt to delete a locked task.

**2.7.2.3.2.118 #define OS\_ERR\_TSK\_MMU\_SET\_IN\_INTERR OS\_ERROR(0x0000EFFD, OS\_ERRMODULE\_TSK)**

Attempt to set a task MMU context while in interrupt context.

**2.7.2.3.2.119 #define OS\_ERR\_TSK\_STACK\_TOO\_BIG OS\_ERROR(OS\_ERR\_TOO\_BIG, OS\_ERRMODULE\_TSK)**

Attempt to create a task with a stack too large to be handled by the OS.

**2.7.2.3.2.120 #define OS\_ERR\_TSK\_STACK\_UNALIGNED OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_TSK)**

Attempt to create a task with a stack that is unaligned to software/hardware requirements.

**2.7.2.3.2.121 #define OS\_ERR\_EVENT\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_EVENT)**

No event is available.

**2.7.2.3.2.122 #define OS\_ERR\_EVENT\_PEND\_IN\_LOCK OS\_ERROR(OS\_ERR\_PEND\_IN\_LOCK, OS\_ERRMODULE\_EVENT)**

Attempt to pend on an event while the scheduler is locked.

**2.7.2.3.2.123 #define OS\_ERR\_EVENT\_QUEUE\_TIMEOUT OS\_ERROR(OS\_ERR\_TIMEOUT, OS\_ERRMODULE\_EVENT\_QUEUE)**

Timeout while pending on an event queue.

**2.7.2.3.2.124 #define OS\_ERR\_EVENT\_QUEUE\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_EVENT\_QUEUE)**

No event queue is available.

**2.7.2.3.2.125 #define OS\_ERR\_EVENT\_QUEUE\_PEND\_INTERRUPT OS\_ERROR(OS\_ERR\_PEND\_INTERRUPT, OS\_ERRMODULE\_EVENT\_QUEUE)**

Attempt to pend on an event queue while in interrupt context.

**2.7.2.3.2.126 #define OS\_ERR\_EVENT\_QUEUE\_OVERFLOW OS\_ERROR(OS\_ERR\_OVERFLOW, OS\_ERRMODULE\_EVENT\_QUEUE)**

Overflow on an event queue.

**2.7.2.3.2.127 #define OS\_ERR\_EVENT\_QUEUE\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_EVENT\_QUEUE)**

Attempt to create an already created event queue.

**2.7.2.3.2.128 #define OS\_ERR\_EVENT\_QUEUE\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_EVENT\_QUEUE)**

Attempt to perform an operation on an invalid event queue.

**2.7.2.3.2.129 #define OS\_ERR\_EVENT\_SEMA\_TIMEOUT OS\_ERROR(OS\_ERR\_TIMEOUT, OS\_ERRMODULE\_EVENT\_SEMAPHORE)**

Timeout while pending on an event semaphore.

**2.7.2.3.2.130 #define OS\_ERR\_EVENT\_SEMA\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_EVENT\_SEMAPHORE)**

No event semaphore is available.

**2.7.2.3.2.131 #define OS\_ERR\_EVENT\_SEMA\_PEND\_INTERRUPT OS\_ERROR(OS\_ERR\_PEND\_INTERRUPT, OS\_ERRMODULE\_EVENT\_SEMAPHORE)**

Attempt to pend on an event semaphore while in interrupt context.

**2.7.2.3.2.132 #define OS\_ERR\_EVENT\_SEMA\_OVERFLOW OS\_ERROR(OS\_ERR\_OVERFLOW, OS\_ERRMODULE\_EVENT\_SEMAPHORE)**

Overflow on an event semaphore.

**2.7.2.3.2.133 #define OS\_ERR\_EVENT\_SEMA\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_EVENT\_QUEUE)**

Attempt to create an already created event semaphore.

**2.7.2.3.2.134 #define OS\_ERR\_EVENT\_SEMA\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_EVENT\_QUEUE)**

Attempt to perform an operation on an invalid event semaphore.

## Utilities

**2.7.2.3.2.135 #define OS\_ERR\_HWI\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID,  
OS\_ERRMODULE\_HWI)**

Hardware interrupt handle is invalid.

**2.7.2.3.2.136 #define OS\_ERR\_HWI\_MODE\_INVALID OS\_ERROR(OS\_ERR\_MODE\_INVALID,  
OS\_ERRMODULE\_HWI)**

Hardware interrupt mode is invalid.

**2.7.2.3.2.137 #define OS\_ERR\_HWI\_FUNCTION\_INVALID OS\_ERROR(OS\_ERR\_FUNCTION\_I←  
NVALID, OS\_ERRMODULE\_HWI)**

Hardware interrupt function (ISR) is invalid.

**2.7.2.3.2.138 #define OS\_ERR\_HWI\_PRIORITY\_INVALID OS\_ERROR(OS\_ERR\_PRIORITY\_IN←  
VALID, OS\_ERRMODULE\_HWI)**

Hardware interrupt priority is invalid.

**2.7.2.3.2.139 #define OS\_ERR\_HWI\_COMMAND\_INVALID OS\_ERROR(OS\_ERR\_COMMAND\_←  
INVALID, OS\_ERRMODULE\_HWI)**

Hardware interrupt command is invalid.

**2.7.2.3.2.140 #define OS\_ERR\_HWI\_DISPATCHER\_INVALID OS\_ERROR(OS\_ERR\_PARAM\_I←  
NVALID, OS\_ERRMODULE\_HWI)**

Hardware interrupt dispatcher is invalid.

**2.7.2.3.2.141 #define OS\_ERR\_HWI\_NO\_ROOM OS\_ERROR(OS\_ERR\_UNAVAILABLE,  
OS\_ERRMODULE\_HWI)**

No room to install a new dispatcher.

**2.7.2.3.2.142 #define OS\_ERR\_SWI\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID,  
OS\_ERRMODULE\_SWI)**

Software interrupt handle is invalid.

**2.7.2.3.2.143 #define OS\_ERR\_SWI\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE,  
OS\_ERRMODULE\_SWI)**

No software interrupt is available.

**2.7.2.3.2.144 #define OS\_ERR\_SWI\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_←  
CREATED, OS\_ERRMODULE\_SWI)**

Attempt to create an already created software interrupt.

**2.7.2.3.2.145 #define OS\_ERR\_SWI\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED,  
OS\_ERRMODULE\_SWI)**

Software interrupt handle is not created.

**2.7.2.3.2.146 #define OS\_ERR\_SWI\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE,  
OS\_ERRMODULE\_SWI)**

Attempt to query an inactive software interrupt.

**2.7.2.3.2.147 #define OS\_ERR\_SWI\_FUNCTION\_INVALID OS\_ERROR(OS\_ERR\_FUNCTION\_I-  
NVALID, OS\_ERRMODULE\_SWI)**

Software interrupt function (ISR) is invalid.

**2.7.2.3.2.148 #define OS\_ERR\_SWI\_PRIORITY\_INVALID OS\_ERROR(OS\_ERR\_PRIORITY\_IN-  
VALID, OS\_ERRMODULE\_SWI)**

Software interrupt priority is invalid.

**2.7.2.3.2.149 #define OS\_ERR\_TM\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID,  
OS\_ERRMODULE\_TIMERS)**

Software timer handle is invalid.

**2.7.2.3.2.150 #define OS\_ERR\_TM\_MODE\_INVALID OS\_ERROR(OS\_ERR\_MODE\_INVALID,  
OS\_ERRMODULE\_TIMERS)**

Software timer mode is invalid.

**2.7.2.3.2.151 #define OS\_ERR\_TM\_FUNCTION\_INVALID OS\_ERROR(OS\_ERR\_FUNCTION\_I-  
NVALID, OS\_ERRMODULE\_TIMERS)**

Software timer function is invalid.

**2.7.2.3.2.152 #define OS\_ERR\_TM\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE,  
OS\_ERRMODULE\_TIMERS)**

No software timer is available.

**2.7.2.3.2.153 #define OS\_ERR\_TM\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_C-  
REATED, OS\_ERRMODULE\_TIMERS)**

Attempt to create an already created software timer.

**2.7.2.3.2.154 #define OS\_ERR\_TM\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED,  
OS\_ERRMODULE\_TIMERS)**

Software timer handle is not created.

## Utilities

**2.7.2.3.2.155 #define OS\_ERR\_TM\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE,  
OS\_ERRMODULE\_TIMERS)**

Attempt to query an inactive software timer.

**2.7.2.3.2.156 #define OS\_ERR\_HW\_TM\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID,  
OS\_ERRMODULE\_HW\_TIMERS)**

Hardware timer handle is invalid.

**2.7.2.3.2.157 #define OS\_ERR\_HW\_TM\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE,  
OS\_ERRMODULE\_HW\_TIMERS)**

No hardware timer is available.

**2.7.2.3.2.158 #define OS\_ERR\_HW\_TM\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY←  
Y\_CREATED, OS\_ERRMODULE\_HW\_TIMERS)**

Attempt to create an already created hardware timer.

**2.7.2.3.2.159 #define OS\_ERR\_HW\_TM\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREAT←  
ED, OS\_ERRMODULE\_HW\_TIMERS)**

Hardware timer handle is not created.

**2.7.2.3.2.160 #define OS\_ERR\_HW\_TM\_MODE\_INVALID OS\_ERROR(OS\_ERR\_MODE\_INVA←  
LID, OS\_ERRMODULE\_HW\_TIMERS)**

Hardware timer mode is invalid.

**2.7.2.3.2.161 #define OS\_ERR\_HW\_TM\_PRIORITY\_INVALID OS\_ERROR(OS\_ERR\_PRIORITY←  
\_INVALID, OS\_ERRMODULE\_HW\_TIMERS)**

Hardware interrupt priority is invalid.

**2.7.2.3.2.162 #define OS\_ERR\_HW\_TM\_SOURCE\_INVALID OS\_ERROR(OS\_ERR\_SOURCE\_I←  
NVALID, OS\_ERRMODULE\_HW\_TIMERS)**

Clock source for hardware timer is invalid.

**2.7.2.3.2.163 #define OS\_ERR\_HW\_TM\_INTERVAL\_UNSUPPORTED OS\_ERROR(OS\_ERR\_IN←  
TERVAL\_UNSUPPORTED, OS\_ERRMODULE\_HW\_TIMERS)**

Hardware timer interval is unsupported (out of range)

**2.7.2.3.2.164 #define OS\_ERR\_HW\_TM\_ALREADY\_ACTIVE OS\_ERROR(OS\_ERR\_ALREADY←  
\_ACTIVE, OS\_ERRMODULE\_HW\_TIMERS)**

hardware timer is already active

**2.7.2.3.2.165 #define OS\_ERR\_HW\_TM\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_HW\_TIMERS)**

hardware timer was created but not activated

**2.7.2.3.2.166 #define OS\_ERR\_HW\_TM\_OS\_ERR\_BUSY OS\_ERROR(OS\_ERR\_BUSY, OS\_ERRMODULE\_HW\_TIMERS)**

hardware timer is running and can't be modified

**2.7.2.3.2.167 #define OS\_ERR\_Q\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_QUEUES)**

Queue handle is invalid.

**2.7.2.3.2.168 #define OS\_ERR\_Q\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_C←REATED, OS\_ERRMODULE\_QUEUES)**

Attempt to create an already created queue.

**2.7.2.3.2.169 #define OS\_ERR\_Q\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_QUEUES)**

Queue handle is not created.

**2.7.2.3.2.170 #define OS\_ERR\_Q\_EMPTY OS\_ERROR(OS\_ERR\_EMPTY, OS\_ERRMODULE\_QUEUES)**

Queue is empty.

**2.7.2.3.2.171 #define OS\_ERR\_Q\_FULL OS\_ERROR(OS\_ERR\_FULL , OS\_ERRMODULE\_QUEUES)**

Queue is full.

**2.7.2.3.2.172 #define OS\_ERR\_MSG\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_MESSAGES)**

Message handle is invalid.

**2.7.2.3.2.173 #define OS\_ERR\_MSG\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_MESSAGES)**

No message handle is available.

**2.7.2.3.2.174 #define OS\_ERR\_MSG\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_C←REATED, OS\_ERRMODULE\_MESSAGES)**

Attempt to create an already created message handle.

## Utilities

**2.7.2.3.2.175 #define OS\_ERR\_MSG\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED,  
OS\_ERRMODULE\_MESSAGES)**

Message handle is not created.

**2.7.2.3.2.176 #define OS\_ERR\_MSG\_FUNCTION\_INVALID OS\_ERROR(OS\_ERR\_FUNCTION\_←  
INVALID, OS\_ERRMODULE\_MESSAGES)**

Message function is invalid.

**2.7.2.3.2.177 #define OS\_ERR\_MSG\_NUM\_LIMIT OS\_ERROR(OS\_ERR\_TOO MUCH,  
OS\_ERRMODULE\_MESSAGES)**

Too many message handles.

**2.7.2.3.2.178 #define OS\_ERR\_MSG\_DEST\_INVALID OS\_ERROR(OS\_ERR\_DEST\_INVALID,  
OS\_ERRMODULE\_MESSAGES)**

Message destination is invalid.

**2.7.2.3.2.179 #define OS\_ERR\_MSG\_SRC\_INVALID OS\_ERROR(OS\_ERR\_SOURCE\_INVALID,  
OS\_ERRMODULE\_MESSAGES)**

Message source is invalid.

**2.7.2.3.2.180 #define OS\_ERR\_MSG\_BUSY OS\_ERROR(OS\_ERR\_BUSY,  
OS\_ERRMODULE\_MESSAGES)**

Message mailbox/queue is busy.

**2.7.2.3.2.181 #define OS\_ERR\_MSG\_DEST\_LOCKED OS\_ERR\_MSG\_BUSY**

Message is locked by the destination.

**2.7.2.3.2.182 #define OS\_ERR\_MSG\_NO\_MSG\_TO\_GET OS\_ERROR(OS\_ERR\_ALREADY\_F←  
REE, OS\_ERRMODULE\_MESSAGES)**

No message available.

**2.7.2.3.2.183 #define OS\_ERR\_DMA\_RESOURCE\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNA←  
VAILABLE, OS\_ERRMODULE\_DMA)**

DMA resource is unavailable.

**2.7.2.3.2.184 #define OS\_ERR\_DMA\_RESOURCE\_ALREADY\_FREE OS\_ERROR(OS\_ERR\_AL←  
READY\_FREE, OS\_ERRMODULE\_DMA)**

Attempt to free an already freed DMA resource.

**2.7.2.3.2.185 #define OS\_ERR\_DMA\_NO\_ROOM\_FOR\_CHAIN OS\_ERROR(OS\_ERR\_NO\_ROOM, OS\_ERRMODULE\_DMA)**

No room available to create DMA chain (BD ring)

**2.7.2.3.2.186 #define OS\_ERR\_DMA\_CHAIN\_FULL OS\_ERROR(OS\_ERR\_FULL, OS\_ERRMODULE\_DMA)**

No room in DMA chain (BD ring) for additional transfers/buffers.

**2.7.2.3.2.187 #define OS\_ERR\_DMA\_CHAIN\_TYPE\_INVALID OS\_ERROR(OS\_ERR\_TYPE\_INVALID, OS\_ERRMODULE\_DMA)**

DMA chain (BD ring) type is invalid.

**2.7.2.3.2.188 #define OS\_ERR\_DMA\_CHAIN\_LENGTH\_INVALID OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_DMA)**

DMA chain (BD ring) length is invalid.

**2.7.2.3.2.189 #define OS\_ERR\_DMA\_CHAIN\_BOUND OS\_ERROR(0x0000EFFB, OS\_ERRMODULE\_DMA)**

DMA chain (BD ring) is currently bound to a channel.

**2.7.2.3.2.190 #define OS\_ERR\_DMA\_CHANNEL\_BOUND OS\_ERROR(0x0000EFFA, OS\_ERRMODULE\_DMA)**

DMA channel is currently bound to a chain (BD ring)

**2.7.2.3.2.191 #define OS\_ERR\_DMA\_CHANNEL\_NOT\_BOUND OS\_ERROR(0x0000EFF9, OS\_ERRMODULE\_DMA)**

DMA channel is currently not bound to a chain (BD ring)

**2.7.2.3.2.192 #define OS\_ERR\_DMA\_CHANNEL\_INDEX\_INVALID OS\_ERROR(0x0000EFF8, OS\_ERRMODULE\_DMA)**

DMA channel number is invalid.

**2.7.2.3.2.193 #define OS\_ERR\_DMA\_PRIORITY\_TAKEN OS\_ERROR(0x0000EFF7, OS\_ERRMODULE\_DMA)**

DMA channel priority is already taken.

**2.7.2.3.2.194 #define OS\_ERR\_DMA\_DEST\_NOT\_ALIGNED OS\_ERROR(0x0000EFF6, OS\_ERRMODULE\_DMA)**

DMA destination address is not aligned.

## Utilities

**2.7.2.3.2.195 #define OS\_ERR\_DMA\_SOURCE\_NOT\_ALIGNED OS\_ERROR(0x0000EFF5, OS\_ERRMODULE\_DMA)**

DMA source address is not aligned.

**2.7.2.3.2.196 #define OS\_ERR\_DMA\_SIZE\_NOT\_ALIGNED OS\_ERROR(0x0000EFF4, OS\_ERRMODULE\_DMA)**

DMA transfer size is not aligned.

**2.7.2.3.2.197 #define OS\_ERR\_NET\_CONSUMED OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_NET)**

Network packet was already consumed.

**2.7.2.3.2.198 #define OS\_ERR\_NET\_TOO\_LARGE OS\_ERROR(OS\_ERR\_TOO\_BIG, OS\_ERRMODULE\_NET)**

Network packet is too large.

**2.7.2.3.2.199 #define OS\_ERR\_NET\_TOO\_SMALL OS\_ERROR(OS\_ERR\_TOO\_SMALL, OS\_ERRMODULE\_NET)**

Network packet is too small.

**2.7.2.3.2.200 #define OS\_ERR\_SOCKET\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_NET)**

Socket is unavailable.

**2.7.2.3.2.201 #define OS\_ERR\_RTP\_LENGTH\_ERROR OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_NET)**

RTP length is erroneous.

**2.7.2.3.2.202 #define OS\_ERR\_RTP\_VERSION\_ERROR OS\_ERROR(OS\_ERR\_VERSION\_ERROR, OS\_ERRMODULE\_NET)**

RTP version is erroneous.

**2.7.2.3.2.203 #define OS\_ERR\_RTCP\_VERSION\_ERROR OS\_ERROR(OS\_ERR\_VERSION\_ERROR, OS\_ERRMODULE\_NET)**

RTCP length is erroneous.

**2.7.2.3.2.204 #define OS\_ERR\_RTCP\_TYPE\_INVALID OS\_ERROR(OS\_ERR\_TYPE\_INVALID, OS\_ERRMODULE\_NET)**

RTCP type is invalid.

**2.7.2.3.2.205 #define OS\_ERR\_RTCP\_LENGTH\_ERROR OS\_ERROR(OS\_ERR\_LENGTH\_INV←  
ALID, OS\_ERRMODULE\_NET)**

RTCP length is erroneous.

**2.7.2.3.2.206 #define OS\_ERR\_NET\_UNREACHABLE OS\_ERROR(0x0000EFFC,  
OS\_ERRMODULE\_NET)**

Network destination is unreachable.

**2.7.2.3.2.207 #define OS\_ERR\_NET\_SP\_MISMATCH OS\_ERROR(0x0000EFFB,  
OS\_ERRMODULE\_NET)**

IPSec security policy mismatch.

**2.7.2.3.2.208 #define OS\_ERR\_NO\_BUFFERS OS\_ERROR(OS\_ERR\_NO\_MEMORY,  
OS\_ERRMODULE\_GENERAL)**

No available buffers in buffer pool.

**2.7.2.3.2.209 #define OS\_ERR\_NO\_FRAMES OS\_ERROR(OS\_ERR\_NO\_MEMORY,  
OS\_ERRMODULE\_GENERAL)**

No available frames in frame pool.

**2.7.2.3.2.210 #define OS\_ERR\_ARP\_TABLE\_FULL OS\_ERROR(OS\_ERR\_FULL,  
OS\_ERRMODULE\_NET)**

ARP table is full - can't add another ARP entry.

**2.7.2.3.2.211 #define OS\_ERR\_NET\_UNKNOWN\_PROTOCOL OS\_ERROR(0x0000EFFA,  
OS\_ERRMODULE\_NET)**

Network protocol is unknown.

**2.7.2.3.2.212 #define OS\_ERR\_NET\_ND\_TABLE\_FULL OS\_ERROR(OS\_ERR\_FULL,  
OS\_ERRMODULE\_NET)**

Neighbor discovery table is full - can't add another ND entry.

**2.7.2.3.2.213 #define OS\_ERR\_MMU\_VIRT\_OVERLAPPED OS\_ERROR(0x0000FFFF,  
OS\_ERRMODULE\_MMU)**

Overlap of virtual addresses between MMU descriptors.

**2.7.2.3.2.214 #define OS\_ERR\_MMU\_PHYS\_OVERLAPPED OS\_ERROR(0x0000FFFE,  
OS\_ERRMODULE\_MMU)**

Overlap of physical addresses between MMU descriptors.

## Utilities

**2.7.2.3.2.215 #define OS\_ERR\_MMU\_WRONG\_ALIGNMENT OS\_ERROR(0x0000FFFD,  
OS\_ERRMODULE\_MMU)**

MMU addresses are not aligned.

**2.7.2.3.2.216 #define OS\_ERR\_MMU\_WRONG\_SIZE OS\_ERROR(0x0000FFFC,  
OS\_ERRMODULE\_MMU)**

MMU descriptor size is not legal.

**2.7.2.3.2.217 #define OS\_ERR\_MMU\_WRONG\_DESC OS\_ERROR(0x0000FFFB,  
OS\_ERRMODULE\_MMU)**

MMU descriptor is not legal.

**2.7.2.3.2.218 #define OS\_ERR\_MMU\_WRONG\_BOUNDARY OS\_ERROR(0x0000FFFA,  
OS\_ERRMODULE\_MMU)**

MMU descriptor is not within boundary restrictions.

**2.7.2.3.2.219 #define OS\_ERR\_MMU\_MULTIPLE\_HIT OS\_ERROR(0x0000FF0F,  
OS\_ERRMODULE\_MMU)**

MMU hit on multiple descriptors.

**2.7.2.3.2.220 #define OS\_ERR\_MMU\_NON\_MAPPED OS\_ERROR(0x0000FF1F,  
OS\_ERRMODULE\_MMU)**

Access to address that is not mapped by the hardware.

**2.7.2.3.2.221 #define OS\_ERR\_MMU\_PRIVILEGE OS\_ERROR(0x0000FF2F,  
OS\_ERRMODULE\_MMU)**

Access with wrong privilege level.

**2.7.2.3.2.222 #define OS\_ERR\_MMU\_NOT\_ALIGNED OS\_ERROR(0x0000FF3F,  
OS\_ERRMODULE\_MMU)**

Access size not aligned to address.

**2.7.2.3.2.223 #define OS\_ERR\_MMU\_THERESAME\_ADDR OS\_ERROR(0x0000FF4F,  
OS\_ERRMODULE\_MMU)**

Accessing the same address on more than one bus.

**2.7.2.3.2.224 #define OS\_ERR\_MMU\_SEG\_MISS OS\_ERROR(0x0000FF5F,  
OS\_ERRMODULE\_MMU)**

Access to address that is not mapped in any MMU descriptor.

**2.7.2.3.2.225 #define OS\_ERR\_MMU\_EDC OS\_ERROR(0x0000FF6F, OS\_ERRMODULE\_MMU)**

Access caused an EDC error.

**2.7.2.3.2.226 #define OS\_ERR\_MMU\_DSPE\_ERR OS\_ERROR(0x0000FF7F, OS\_ERRMODULE\_MMU)**

Data MMU programming error.

**2.7.2.3.2.227 #define OS\_ERR\_MMU\_PSPE\_ERR OS\_ERROR(0x0000FF8F, OS\_ERRMODULE\_MMU)**

Program MMU programming error.

**2.7.2.3.2.228 #define OS\_ERR\_MMU\_DPV\_ERR OS\_ERROR(0x0000FF9F, OS\_ERRMODULE\_MMU)**

Data Permission Violation.

**2.7.2.3.2.229 #define OS\_ERR\_MMU\_DCCV\_ERR OS\_ERROR(0x0000FFAF, OS\_ERRMODULE\_MMU)**

Data Cache Command Violation.

**2.7.2.3.2.230 #define OS\_ERR\_MMU\_DAVW\_ERR OS\_ERROR(0x0000FFBF, OS\_ERRMODULE\_MMU)**

Data Access Violation Width.

**2.7.2.3.2.231 #define OS\_ERR\_MMU\_DAVD\_ERR OS\_ERROR(0x0000FFCF, OS\_ERRMODULE\_MMU)**

Data Access Violation Direction.

**2.7.2.3.2.232 #define OS\_ERR\_MMU\_DECC\_ERR OS\_ERROR(0x0000FFDF, OS\_ERRMODULE\_MMU)**

Data ECC Error.

**2.7.2.3.2.233 #define OS\_ERR\_MMU\_DRE\_ERR OS\_ERROR(0x0000FFE, OS\_ERRMODULE\_MMU)**

Data Read Error.

**2.7.2.3.2.234 #define OS\_ERR\_MMU\_DNC\_ERR OS\_ERROR(0x0000F0FF, OS\_ERRMODULE\_MMU)**

NC hit.

## Utilities

**2.7.2.3.2.235 #define OS\_ERR\_MMU\_DNCC\_ERR OS\_ERROR(0x0000F1FF,  
OS\_ERRMODULE\_MMU)**

Noncacheable Cache Command.

**2.7.2.3.2.236 #define OS\_ERR\_MMU\_DSOV\_ERR OS\_ERROR(0x0000F2FF,  
OS\_ERRMODULE\_MMU)**

Stack Overrun Violation.

**2.7.2.3.2.237 #define OS\_ERR\_MMU\_DSAS\_ERR OS\_ERROR(0x0000F3FF,  
OS\_ERRMODULE\_MMU)**

Semaphore Access Size Error.

**2.7.2.3.2.238 #define OS\_ERR\_MMU\_DPAS\_ERR OS\_ERROR(0x0000F4FF,  
OS\_ERRMODULE\_MMU)**

Peripheral Access Size Error.

**2.7.2.3.2.239 #define OS\_ERR\_MMU\_PECC\_ERR OS\_ERROR(0x0000F5FF,  
OS\_ERRMODULE\_MMU)**

Program ECC.

**2.7.2.3.2.240 #define OS\_ERR\_MMU\_PFE\_ERR OS\_ERROR(0x0000F6FF,  
OS\_ERRMODULE\_MMU)**

Program Fetch Error.

**2.7.2.3.2.241 #define OS\_ERR\_MMU\_PNC\_ERR OS\_ERROR(0x0000F7FF,  
OS\_ERRMODULE\_MMU)**

NC hit.

**2.7.2.3.2.242 #define OS\_ERROR\_MEM\_TYPE\_ATTR\_NOT\_METCHING OS\_ERROR(0x0000F8FF,  
OS\_ERRMODULE\_MMU)**

subsection MMU attributes doesn't match heap type

**2.7.2.3.2.243 #define OS\_EVENT\_BIO\_DEQUEUE OS\_EVENT(OS\_ERR\_MODE\_INVALID,  
OS\_ERRMODULE\_BIO)**

Error in dequeuing from BIO queue (frame or buffer)

**2.7.2.3.2.244 #define OS\_ERR\_COP\_QUEUE\_SIZE\_MISMATCH OS\_ERROR(OS\_ERR\_LENGTH\_INVALID,  
OS\_ERRMODULE\_COP)**

Queue size not large enough for COP.

**2.7.2.3.2.245 #define OS\_ERR\_L2\_CACHE\_INVALID\_FUNCTION OS\_ERROR(OS\_ERR\_FUNCTION\_INVALID, OS\_ERRMODULE\_L2\_CACHE)**

L2 cache function is invalid.

**2.7.2.3.2.246 #define OS\_ERR\_L2\_CACHE\_INVALID OS\_ERROR(OS\_ERR\_HANDLE\_INVALID, OS\_ERRMODULE\_L2\_CACHE)**

L2 cache resource (partition/prefetch-channel) is invalid.

**2.7.2.3.2.247 #define OS\_ERR\_L2\_CACHE\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_L2\_CACHE)**

L2 cache resource (partition/prefetch-channel) is unavailable.

**2.7.2.3.2.248 #define OS\_ERR\_L2\_CACHE\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_L2\_CACHE)**

L2 cache resource (partition/prefetch-channel) is already created.

**2.7.2.3.2.249 #define OS\_ERR\_L2\_CACHE\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_L2\_CACHE)**

L2 cache resource (partition/prefetch-channel) not created yet.

**2.7.2.3.2.250 #define OS\_ERR\_L2\_CACHE\_WRONG\_ALIGNMENT OS\_ERROR(0x0000FFFF, OS\_ERRMODULE\_L2\_CACHE)**

L2 cache alignment error.

**2.7.2.3.2.251 #define OS\_ERR\_L2\_CACHE\_WRONG\_SIZE OS\_ERROR(0x0000FFFE, OS\_ERRMODULE\_L2\_CACHE)**

L2 cache size error.

**2.7.2.3.2.252 #define OS\_ERR\_L2\_CACHE\_NOT\_CACHEABLE OS\_ERROR(0x0000FFFD, OS\_ERRMODULE\_L2\_CACHE)**

Attempt to perform cache operation on a non-cacheable memory region.

**2.7.2.3.2.253 #define OS\_ERR\_L2\_CACHE\_PARTITION\_FULL OS\_ERROR(0x0000FFFC, OS\_ERRMODULE\_L2\_CACHE)**

Attempt to perform cache operation on a non-cacheable memory region.

**2.7.2.3.2.254 #define OS\_ERR\_L2\_CACHE\_CME\_LACK\_OF\_SPACE OS\_ERROR(0x0000FFFB, OS\_ERRMODULE\_L2\_CACHE)**

Maintenance instruction failed insertion into CME channel due to lack of space.

## Utilities

**2.7.2.3.2.255 #define OS\_ERR\_L2\_CACHE\_CME\_DISABLE\_IN\_CONTROL\_REGS OS\_ERROR(0x0000FFFA, OS\_ERRMODULE\_L2\_CACHE)**

Maintenance instruction failed insertion into CME channel because CME is disabled by control registers.

**2.7.2.3.2.256 #define OS\_ERR\_L2\_CACHE\_CME\_INVALID\_COMMAND OS\_ERROR(0x0000FFFA, OS\_ERRMODULE\_L2\_CACHE)**

Maintenance instruction failed insertion into CME channel because it is invalid.

**2.7.2.3.2.257 #define OS\_ERR\_L2\_CACHE\_CME\_IS\_BUSY OS\_ERROR(0x0000FFF9, OS\_ERRMODULE\_L2\_CACHE)**

Maintenance instruction failed because CME is busy allocating channel to previous job.

**2.7.2.3.2.258 #define OS\_ERR\_L2\_CACHE\_CME\_INVALID\_PARAMS OS\_ERROR(0x0000FFF8, OS\_ERRMODULE\_L2\_CACHE)**

Maintenance instruction failed because CME is busy allocating channel to previous job.

**2.7.2.3.2.259 #define OS\_ERR\_DTU\_TRIAD\_COUNTERS\_ARE\_ALREADY\_ALLOCATED OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_DTU)**

DTU triad counters are already allocated.

**2.7.2.3.2.260 #define OS\_ERR\_I2C\_INVALID\_PARAM OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_I2C)**

I2C parameter is invalid.

**2.7.2.3.2.261 #define OS\_ERR\_I2C\_LOST\_ARBITRATION OS\_ERROR(0x0000EFFE, OS\_ERRMODULE\_I2C)**

Lost arbitration on I2C bus.

**2.7.2.3.2.262 #define OS\_ERR\_I2C\_9TH\_CLOCK\_TIMEOUT OS\_ERROR(0x0000EFFD, OS\_ERRMODULE\_I2C)**

Timed out waiting for acknowledge on 9th clock cycle.

**2.7.2.3.2.263 #define OS\_ERR\_I2C\_BUS\_STUCK OS\_ERROR(0x0000EFFC, OS\_ERRMODULE\_I2C)**

I2C bus is stuck.

**2.7.2.3.2.264 #define OS\_ERR\_I2C\_UNAVAILABLE OS\_ERROR(0x0000EFFB, OS\_ERRMODULE\_I2C)**

I2C module is unavailable.

**2.7.2.3.2.265 #define OS\_ERR\_I2C\_BUS\_BUSY OS\_ERROR(0x0000EFFA, OS\_ERRMODULE\_I2C)**

I2C bus is busy.

**2.7.2.3.2.266 #define OS\_ERR\_QMAN\_INVALID\_PARAM OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_QMAN)**

I2C parameter is invalid.

**2.7.2.3.2.267 #define OS\_ERR\_QMAN\_INVALID\_STATE OS\_ERROR(0x0000EFFE, OS\_ERRMODULE\_QMAN)**

The Frame queue is in invalid state.

**2.7.2.3.2.268 #define OS\_ERR\_QMAN\_QUEUE\_IS\_EMPTY OS\_ERROR(0x0000EFFD, OS\_ERRMODULE\_QMAN)**

The requested queue is empty cannot dequeue.

**2.7.2.3.2.269 #define OS\_ERR\_QMAN\_PORTAL\_IS\_BUSY OS\_ERROR(0x0000EFFC, OS\_ERRMODULE\_QMAN)**

The Qman portal is currently busy.

**2.7.2.3.2.270 #define OS\_ERR\_QMAN\_FQ\_IS\_BUSY OS\_ERROR(0x0000EFFB, OS\_ERRMODULE\_QMAN)**

The Qman portal is currently busy.

**2.7.2.3.2.271 #define OS\_ERR\_WDT\_ALREADY\_CREATED OS\_ERROR(OS\_ERR\_ALREADY\_CREATED, OS\_ERRMODULE\_WDT)**

Watchdog timer is already created.

**2.7.2.3.2.272 #define OS\_ERR\_WDT\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_WDT)**

Watchdog timer is not created.

**2.7.2.3.2.273 #define OS\_ERR\_WDT\_INVALID\_TIMEOUT OS\_ERROR(OS\_ERR\_PARAM\_INVALID, OS\_ERRMODULE\_WDT)**

Watchdog timer timeout is invalid.

**2.7.2.3.2.274 #define OS\_ERR\_WDT\_INVALID\_MODE OS\_ERROR(OS\_ERR\_MODE\_INVALID, OS\_ERRMODULE\_WDT)**

Watchdog timer mode is invalid.

## Utilities

**2.7.2.3.2.275 #define OS\_ERR\_WDT\_DISABLED OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_WDT)**

Watchdog timer is disabled.

**2.7.2.3.2.276 #define OS\_ERR\_WDT\_TIMEOUT\_TOO\_SMALL OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_WDT)**

Watchdog timer timeout is too short.

**2.7.2.3.2.277 #define OS\_ERR\_SPI\_INVALID\_MODE OS\_ERROR(OS\_ERR\_MODE\_INVALID, OS\_ERRMODULE\_SPI)**

SPI mode is invalid.

**2.7.2.3.2.278 #define OS\_ERR\_SPI\_NO\_MEMORY OS\_ERROR(OS\_ERR\_NO\_MEMORY, OS\_ERRMODULE\_SPI)**

No memory for SPI.

**2.7.2.3.2.279 #define OS\_ERR\_SPI\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_SPI)**

SPI module is unavailable.

**2.7.2.3.2.280 #define OS\_ERR\_SPI\_INVALID\_PARAM OS\_ERROR(OS\_ERR\_PARAM\_INVALID, OS\_ERRMODULE\_SPI)**

SPI parameter is invalid.

**2.7.2.3.2.281 #define OS\_ERR\_SPI\_TX\_BD\_BUSY OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_SPI)**

SPI transmit BD is busy.

**2.7.2.3.2.282 #define OS\_ERR\_SPI\_TX\_ERROR OS\_ERROR(0x0000EFFE, OS\_ERRMODULE\_SPI)**

SPI transmit error.

**2.7.2.3.2.283 #define OS\_ERR\_SPI\_RX\_BD\_BUSY OS\_ERROR(OS\_ERR\_BUSY, OS\_ERRMODULE\_SPI)**

SPI receive BD is busy.

**2.7.2.3.2.284 #define OS\_ERR\_SPI\_MULTI\_MASTER\_ERROR OS\_ERROR(0x0000EFFD, OS\_ERRMODULE\_SPI)**

SPI multiple master error.

**2.7.2.3.2.285 #define OS\_ERR\_ETHERNET\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_ETHERNET)**

Ethernet channel is unavailable.

**2.7.2.3.2.286 #define OS\_ERR\_HDLC\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_HDLC)**

HDLC channel is unavailable.

**2.7.2.3.2.287 #define OS\_ERR\_CLASS\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_CLASS)**

CLASS module is unavailable.

**2.7.2.3.2.288 #define OS\_ERR\_CLASS\_INVALID\_CLASS OS\_ERROR(OS\_ERR\_DEST\_INVALID\_ID, OS\_ERRMODULE\_CLASS)**

CLASS module is invalid.

**2.7.2.3.2.289 #define OS\_ERR\_CLASS\_BAD\_CONFIG OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_CLASS)**

Attempt to configure erroneous CLASS configuration.

**2.7.2.3.2.290 #define OS\_ERR\_PERF\_MON\_BAD\_CONFIG OS\_ERROR(0x0000EFFF, OS\_ERRMODULE\_PERF\_MON)**

Attempt to configure erroneous performance monitor configuration.

**2.7.2.3.2.291 #define OS\_ERR\_MAPLE\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_MAPLE)**

MAPLE channel is unavailable.

**2.7.2.3.2.292 #define OS\_ERR\_MAPLE\_NO\_ROOM OS\_ERROR(OS\_ERR\_FULL, OS\_ERRMODULE\_MAPLE)**

No room on MAPLE BD ring for all requested BD.

**2.7.2.3.2.293 #define OS\_ERR\_MAPLE\_NO\_MEM OS\_ERROR(OS\_ERR\_NO\_MEMORY, OS\_ERRMODULE\_MAPLE)**

No memory available in MAPLE Parameter RAM.

**2.7.2.3.2.294 #define OS\_ERR\_MAPLE\_TOO\_MANY\_BD OS\_ERROR(OS\_ERR\_TOO MUCH, OS\_ERRMODULE\_MAPLE)**

Attempt to send more BD than available on BD ring.

## Utilities

**2.7.2.3.2.295 #define OS\_SUCESS\_LLD\_TX OS\_ERROR(0x0000EFF, OS\_ERRMODULE\_LLD)**

LLD successfully transmitted the data - used internally.

**2.7.2.3.2.296 #define OS\_EVENT\_LLD\_EVENT OS\_EVENT(0x00000FFF, OS\_ERRMODULE\_LLD)**

LLD general event.

**2.7.2.3.2.297 #define OS\_ERR\_VIRQ\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_VIRQ)**

No virtual interrupt available.

**2.7.2.3.2.298 #define OS\_ERR\_VIRQ\_ALREADY\_FREE OS\_ERROR(OS\_ERR\_ALREADY\_FREED, OS\_ERRMODULE\_VIRQ)**

Attempt to free an already freed virtual interrupt resource.

**2.7.2.3.2.299 #define OS\_ERR\_DEBUG\_PRINT\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAVAILABLE, OS\_ERRMODULE\_DEBUG\_PRINT);**

Debug print module unavailable.

**2.7.2.3.2.300 #define OS\_ERR\_DEBUG\_PRINT\_NOT\_CREATED OS\_ERROR(OS\_ERR\_NOT\_CREATED, OS\_ERRMODULE\_DEBUG\_PRINT);**

Debug print resource not created.

**2.7.2.3.2.301 #define OS\_ERR\_DEBUG\_PRINT\_NOT\_ACTIVE OS\_ERROR(OS\_ERR\_NOT\_ACTIVE, OS\_ERRMODULE\_DEBUG\_PRINT);**

Debug print resource not active.

**2.7.2.3.2.302 #define OS\_ERR\_DEBUG\_PRINT\_LENGTH\_INVALID OS\_ERROR(OS\_ERR\_LENGTH\_INVALID, OS\_ERRMODULE\_DEBUG\_PRINT)**

Debug print length is erroneous.

**2.7.2.3.2.303 #define OS\_ERR\_DEBUG\_PRINT\_MDP\_ACTIVE OS\_ERROR(OS\_ERR\_BUSY, OS\_ERRMODULE\_DEBUG\_PRINT)**

Attempt to perform debug print activity while mass debug print (mdp) is in progress.

**2.7.2.3.2.304 #define OS\_ERR\_DEBUG\_PRINT\_OVERFLOW OS\_ERROR(OS\_ERR\_OVERFLOW, OS\_ERRMODULE\_DEBUG\_PRINT)**

Debug print overflow.

**2.7.2.3.2.305 #define OS\_ERR\_RIO\_NO\_SYNC OS\_ERROR(0x0000EFFF,  
OS\_ERRMODULE\_SRIO)**

No synchronization on RapidIO bus.

**2.7.2.3.2.306 #define OS\_ERR\_RIO\_PORT\_STOPPED OS\_ERROR(0x0000EFFE,  
OS\_ERRMODULE\_SRIO)**

RapidIO port is stopped.

**2.7.2.3.2.307 #define OS\_ERR\_RIO\_LINK\_RESPONSE\_TIME\_OUT OS\_ERROR(0x0000EFFD,  
OS\_ERRMODULE\_SRIO)**

RapidIO link timed out.

**2.7.2.3.2.308 #define OS\_ERR\_RIO\_LINK\_UNRECOVERABLE\_ERROR OS\_ERROR(0x0000EFFC,  
OS\_ERRMODULE\_SRIO)**

Unrecoverable error detected by RapidIO controller.

**2.7.2.3.2.309 #define OS\_ERR\_EMSG\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNA←  
VAILABLE, OS\_ERRMODULE\_EMSG)**

eMSG channel is unavailable

**2.7.2.3.2.310 #define OS\_ERR\_QML\_QUEUE\_FULL OS\_ERROR(OS\_ERR\_FULL,  
OS\_ERRMODULE\_QML)**

QMan-Lite queue is full.

**2.7.2.3.2.311 #define OS\_ERR\_QML\_QUEUE\_EMPTY OS\_ERROR(OS\_ERR\_EMPTY,  
OS\_ERRMODULE\_QML)**

QMan-Lite queue is empty.

**2.7.2.3.2.312 #define OS\_ERR\_QML\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAV←  
AILABLE, OS\_ERRMODULE\_QML)**

QMan-Lite channel is unavailable.

**2.7.2.3.2.313 #define OS\_ERR\_BML\_CHANNEL\_UNAVAILABLE OS\_ERROR(OS\_ERR\_UNAV←  
AILABLE, OS\_ERRMODULE\_BML)**

BMan-Lite channel is unavailable.

**2.7.2.3.2.314 #define OS\_ERR\_BML\_RING\_FULL OS\_ERROR(OS\_ERR\_FULL,  
OS\_ERRMODULE\_BML)**

BMan-Lite ring is full.

## Utilities

**2.7.2.3.2.315 #define OS\_ERR\_BML\_RING\_EMPTY OS\_ERROR(OS\_ERR\_EMPTY, OS\_ERRMODULE\_BML)**

BMan-Lite ring is empty.

**2.7.2.3.2.316 #define OS\_ERR\_HSSI\_NO\_SYNC OS\_ERROR(0x0000FFFF, OS\_ERRMODULE\_HSSI)**

No synchronization on HSSI.

**2.7.2.3.2.317 #define OS\_EVENT\_BUSY OS\_EVENT(OS\_ERR\_BUSY, OS\_ERRMODULE\_GENERAL)**

General busy event.

### 2.7.2.3 Function Documentation

**2.7.2.3.3.1 void osReportEvent ( uint32\_t event, const char \* file, int line, const char \* remarks )**

Reports a system event

Parameters

in	<i>event</i>	- The event to report
in	<i>file</i>	- The file that is reporting this event
in	<i>line</i>	- The line in the file that is reporting this event
in	<i>remarks</i>	- Additional remarks to report, may be set to <a href="#">NULL</a>

**2.7.2.3.3.2 void REPORT\_EVENT ( uint32\_t \_err )**

Reports a system event by calling [osReportEvent\(\)](#) - may be disabled, based on compilation flags

Parameters

in	<i>_err</i>	- The event to report
----	-------------	-----------------------

Warning

The function signature is for documentation purposes only

**2.7.2.3.3.3 void REPORT\_EVENT\_MESSAGE ( uint32\_t \_err, const char \* message )**

Reports a system event by calling [osReportEvent\(\)](#) - may be disabled, based on compilation flags

## Parameters

in	<i>_err</i>	- The event to report
in	<i>message</i>	- The additional remarks to report

## Warning

The function signature is for documentation purposes only

**2.7.2.3.3.4 void REPORT\_ERROR ( uint32\_t \_err )**

Reports a system error by calling [osReportEvent\(\)](#) - may be disabled, based on compilation flags

## Parameters

in	<i>_err</i>	- The event to report
----	-------------	-----------------------

## Warning

The function signature is for documentation purposes only

**2.7.2.3.3.5 void REPORT\_ERROR\_MESSAGE ( uint32\_t \_err, const char \* message )**

Reports a system error by calling [osReportEvent\(\)](#) - may be disabled, based on compilation flags

## Parameters

in	<i>_err</i>	- The event to report
in	<i>message</i>	- The additional remarks to report

## Warning

The function signature is for documentation purposes only

**2.7.2.3.3.6 void RETURN\_ERROR ( uint32\_t \_err )**

Reports a system error by calling [osReportEvent\(\)](#) and returns from the calling function with the error code - may be disabled, based on compilation flags

## Utilities

### Parameters

in	<i>_err</i>	- The event to report and return
----	-------------	----------------------------------

### Warning

The function signature is for documentation purposes only

### 2.7.2.3.3.7 void RETURN\_ERROR\_MESSAGE ( uint32\_t \_err, const char \* message )

Reports a system error by calling [osReportEvent\(\)](#) and returns from the calling function with the error code - may be disabled, based on compilation flags

### Parameters

in	<i>_err</i>	- The event to report
in	<i>message</i>	- The additional remarks to report

### Warning

The function signature is for documentation purposes only

## 2.7.2.4 Accessor API

### 2.7.2.4.1 Overview

Macros for accessing registers and memory.

These macros are written in such a manner to make them portable across platforms and architectures. Any address that is passed should be passed as dereferenced pointer

### Warning

Although the macros for accessing memory and registers are, in general, implemented in the same manner; for future compatibility use the proper version

These macros are written in such a manner to make them portable across platforms and architectures. Any address that is passed should be passed as dereferenced pointer

### Warning

Although the macros for accessing memory and registers are, in general, implemented in the same manner; for future compatibility use the proper version

## Modules

- [SC39XX Accessor API](#)

## Functions

- void [READ\\_DATA8](#) (uint8\_t \*data, uint8\_t arg)
- void [READ\\_DATA16](#) (uint16\_t \*data, uint16\_t arg)
- void [READ\\_DATA32](#) (uint32\_t \*data, uint32\_t arg)
- void [READ\\_DATA64](#) (uint64\_t \*data, uint64\_t arg)
- uint8\_t [GET\\_DATA8](#) (uint8\_t arg)
- uint16\_t [GET\\_DATA16](#) (uint16\_t arg)
- uint32\_t [GET\\_DATA32](#) (uint32\_t arg)
- uint64\_t [GET\\_DATA64](#) (uint64\_t arg)
- void [WRITE\\_UINT8](#) (uint8\_t arg, uint8\_t data)
- void [WRITE\\_UINT16](#) (uint16\_t arg, uint16\_t data)
- void [WRITE\\_UINT32](#) (uint32\_t arg, uint32\_t data)
- void [WRITE\\_UINT64](#) (uint64\_t arg, uint64\_t data)
- void [READ\\_MEM\\_UINT8](#) (uint8\_t \*data, uint8\_t arg)
- void [READ\\_MEM\\_UINT16](#) (uint16\_t \*data, uint16\_t arg)
- void [READ\\_MEM\\_UINT32](#) (uint32\_t \*data, uint32\_t arg)
- uint8\_t [GET\\_MEM\\_UINT8](#) (uint8\_t arg)
- uint16\_t [GET\\_MEM\\_UINT16](#) (uint16\_t arg)
- uint32\_t [GET\\_MEM\\_UINT32](#) (uint32\_t arg)
- void [WRITE\\_MEM\\_UINT8](#) (uint8\_t arg, uint8\_t data)
- void [WRITE\\_MEM\\_UINT16](#) (uint16\_t arg, uint16\_t data)
- void [WRITE\\_MEM\\_UINT32](#) (uint32\_t arg, uint32\_t data)
- void [CLEAR\\_UINT8](#) (uint8\_t addr, uint8\_t bitmask)
- void [SET\\_UINT8](#) (uint8\_t addr, uint8\_t bitmask)
- void [CLEAR\\_UINT16](#) (uint16\_t addr, uint16\_t bitmask)
- void [SET\\_UINT16](#) (uint16\_t addr, uint16\_t bitmask)
- void [CLEAR\\_UINT32](#) (uint32\_t addr, uint32\_t bitmask)
- void [SET\\_UINT32](#) (uint32\_t addr, uint32\_t bitmask)

### 2.7.2.4.2 Function Documentation

#### 2.7.2.4.2.1 void [READ\\_DATA8](#) ( *uint8\_t \* data, uint8\_t arg* )

Read a uint8\_t register and store the value

This function performs: *data = (uint8\_t)(arg)*

Parameters

<i>out</i>	<i>data</i>	- The location to store the read data in
<i>in</i>	<i>arg</i>	- The address to read from

Warning

The function signature is for documentation purposes only

## Utilities

### **2.7.2.4.2.2 void READ\_DATA16 ( uint16\_t \* *data*, uint16\_t *arg* )**

Read a uint16\_t register and store the value

This function performs:  $\text{data} = (\text{uint16\_t})(\text{arg})$

Parameters

out	<i>data</i>	- The location to store the read data in
in	<i>arg</i>	- The address to read from

Warning

The function signature is for documentation purposes only

### **2.7.2.4.2.3 void READ\_DATA32 ( uint32\_t \* *data*, uint32\_t *arg* )**

Read a uint32\_t register and store the value

This function performs:  $\text{data} = (\text{uint32\_t})(\text{arg})$

Parameters

out	<i>data</i>	- The location to store the read data in
in	<i>arg</i>	- The address to read from

Warning

The function signature is for documentation purposes only

### **2.7.2.4.2.4 void READ\_DATA64 ( uint64\_t \* *data*, uint64\_t *arg* )**

Read a uint64\_t register and store the value

This function performs:  $\text{data} = (\text{uint64\_t})(\text{arg})$

Parameters

out	<i>data</i>	- The location to store the read data in
in	<i>arg</i>	- The address to read from

Warning

The function signature is for documentation purposes only

#### 2.7.2.4.2.5 `uint8_t GET_DATA8 ( uint8_t arg )`

Read a `uint8_t` register and return the value

This function performs: `(uint8_t)(arg)`

Parameters

in	<i>arg</i>	- The address to read from
----	------------	----------------------------

Returns

value in register

Warning

The function signature is for documentation purposes only

#### 2.7.2.4.2.6 `uint16_t GET_DATA16 ( uint16_t arg )`

Read a `uint16_t` register and return the value

This function performs: `(uint16_t)(arg)`

Parameters

in	<i>arg</i>	- The address to read from
----	------------	----------------------------

Returns

value in register

Warning

The function signature is for documentation purposes only

#### 2.7.2.4.2.7 `uint32_t GET_DATA32 ( uint32_t arg )`

Read a `uint32_t` register and return the value

This function performs: `(uint32_t)(arg)`

## Utilities

Parameters

in	<i>arg</i>	- The address to read from
----	------------	----------------------------

Returns

value in register

Warning

The function signature is for documentation purposes only

### 2.7.2.4.2.8 uint64\_t GET\_DATA64 ( uint64\_t *arg* )

Read a uint54\_t register and return the value

This function performs: (uint64\_t)(arg)

Parameters

in	<i>arg</i>	- The address to read from
----	------------	----------------------------

Returns

value in register

Warning

The function signature is for documentation purposes only

### 2.7.2.4.2.9 void WRITE\_UINT8 ( uint8\_t *arg*, uint8\_t *data* )

Write a uint8\_t register

This function performs: arg = (uint8\_t)(data)

Parameters

in	<i>arg</i>	- The address to write to
in	<i>data</i>	- The data value to write

Warning

The function signature is for documentation purposes only

**2.7.2.4.2.10 void WRITE\_UINT16 ( uint16\_t arg, uint16\_t data )**

Write a uint16\_t register

This function performs: arg = (uint16\_t)(data)

Parameters

in	<i>arg</i>	- The address to write to
in	<i>data</i>	- The data value to write

Warning

The function signature is for documentation purposes only

**2.7.2.4.2.11 void WRITE\_UINT32 ( uint32\_t arg, uint32\_t data )**

Write a uint32\_t register

This function performs: arg = (uint32\_t)(data)

Parameters

in	<i>arg</i>	- The address to write to
in	<i>data</i>	- The data value to write

Warning

The function signature is for documentation purposes only

**2.7.2.4.2.12 void WRITE\_UINT64 ( uint64\_t arg, uint64\_t data )**

Write a uint64\_t register

This function performs: arg = (uint64\_t)(data)

Parameters

in	<i>arg</i>	- The address to write to
in	<i>data</i>	- The data value to write

Warning

The function signature is for documentation purposes only

## Utilities

### **2.7.2.4.2.13 void READ\_MEM\_UINT8 ( uint8\_t \* *data*, uint8\_t *arg* )**

Read a uint8\_t memory location and store the value

This function performs:  $\text{data} = (\text{uint8\_t})(\text{arg})$

Parameters

out	<i>data</i>	- The location to store the read data in
in	<i>arg</i>	- The address to read from

Warning

The function signature is for documentation purposes only

### **2.7.2.4.2.14 void READ\_MEM\_UINT16 ( uint16\_t \* *data*, uint16\_t *arg* )**

Read a uint16\_t memory location and store the value

This function performs:  $\text{data} = (\text{uint16\_t})(\text{arg})$

Parameters

out	<i>data</i>	- The location to store the read data in
in	<i>arg</i>	- The address to read from

Warning

The function signature is for documentation purposes only

### **2.7.2.4.2.15 void READ\_MEM\_UINT32 ( uint32\_t \* *data*, uint32\_t *arg* )**

Read a uint32\_t memory location and store the value

This function performs:  $\text{data} = (\text{uint32\_t})(\text{arg})$

Parameters

out	<i>data</i>	- The location to store the read data in
in	<i>arg</i>	- The address to read from

Warning

The function signature is for documentation purposes only

**2.7.2.4.2.16 uint8\_t GET\_MEM\_UINT8 ( uint8\_t arg )**

Read a uint8\_t memory location and return the value

This function performs: (uint8\_t)(arg)

Parameters

in	<i>arg</i>	- The address to read from
----	------------	----------------------------

Returns

value in memory

Warning

The function signature is for documentation purposes only

**2.7.2.4.2.17 uint16\_t GET\_MEM\_UINT16 ( uint16\_t arg )**

Read a uint16\_t memory location and return the value

This function performs: (uint16\_t)(arg)

Parameters

in	<i>arg</i>	- The address to read from
----	------------	----------------------------

Returns

value in memory

Warning

The function signature is for documentation purposes only

**2.7.2.4.2.18 uint32\_t GET\_MEM\_UINT32 ( uint32\_t arg )**

Read a uint32\_t memory location and return the value

This function performs: (uint32\_t)(arg)

## Utilities

Parameters

in	<i>arg</i>	- The address to read from
----	------------	----------------------------

Returns

value in memory

Warning

The function signature is for documentation purposes only

### **2.7.2.4.2.19 void WRITE\_MEM\_UINT8 ( uint8\_t arg, uint8\_t data )**

Write a uint8\_t memory location

This function performs:  $\text{arg} = (\text{uint8\_t})(\text{data})$

Parameters

in	<i>arg</i>	- The address to write to
in	<i>data</i>	- The data value to write

Warning

The function signature is for documentation purposes only

### **2.7.2.4.2.20 void WRITE\_MEM\_UINT16 ( uint16\_t arg, uint16\_t data )**

Write a uint16\_t memory location

This function performs:  $\text{arg} = (\text{uint16\_t})(\text{data})$

Parameters

in	<i>arg</i>	- The address to write to
in	<i>data</i>	- The data value to write

Warning

The function signature is for documentation purposes only

### **2.7.2.4.2.21 void WRITE\_MEM\_UINT32 ( uint32\_t arg, uint32\_t data )**

Write a uint32\_t memory location

This function performs:  $\text{arg} = (\text{uint32\_t})(\text{data})$

## Parameters

in	<i>arg</i>	- The address to write to
in	<i>data</i>	- The data value to write

## Warning

The function signature is for documentation purposes only

**2.7.2.4.2.22 void CLEAR\_UINT8 ( uint8\_t *addr*, uint8\_t *bitmask* )**

Clear a bitmask on a uint8\_t register

## Parameters

in	<i>addr</i>	- The address to clear
in	<i>bitmask</i>	- The bits to clear - set 1 in each bit location that should be cleared

## Warning

The function signature is for documentation purposes only

**2.7.2.4.2.23 void SET\_UINT8 ( uint8\_t *addr*, uint8\_t *bitmask* )**

SET a bitmask on a uint8\_t register

## Parameters

in	<i>addr</i>	- The address to clear
in	<i>bitmask</i>	- The bits to set - set 1 in each bit location that should be set

## Warning

The function signature is for documentation purposes only

**2.7.2.4.2.24 void CLEAR\_UINT16 ( uint16\_t *addr*, uint16\_t *bitmask* )**

Clear a bitmask on a uint16\_t register

## Utilities

Parameters

in	<i>addr</i>	- The address to clear
in	<i>bitmask</i>	- The bits to clear - set 1 in each bit location that should be cleared

Warning

The function signature is for documentation purposes only

### 2.7.2.4.2.25 void SET\_UINT8 ( uint16\_t *addr*, uint16\_t *bitmask* )

SET a bitmask on a uint16\_t register

Parameters

in	<i>addr</i>	- The address to clear
in	<i>bitmask</i>	- The bits to set - set 1 in each bit location that should be set

Warning

The function signature is for documentation purposes only

### 2.7.2.4.2.26 void CLEAR\_UINT32 ( uint32\_t *addr*, uint32\_t *bitmask* )

Clear a bitmask on a uint32\_t register

Parameters

in	<i>addr</i>	- The address to clear
in	<i>bitmask</i>	- The bits to clear - set 1 in each bit location that should be cleared

Warning

The function signature is for documentation purposes only

### 2.7.2.4.2.27 void SET\_UINT8 ( uint32\_t *addr*, uint32\_t *bitmask* )

SET a bitmask on a uint32\_t register

## Parameters

in	<i>addr</i>	- The address to clear
in	<i>bitmask</i>	- The bits to set - set 1 in each bit location that should be set

## Warning

The function signature is for documentation purposes only

### 2.7.2.4.3 SC39XX Accessor API

Macros for accessing registers and memory (SC39XX specific).

These macros are written in such a manner to make them portable across platforms and architectures. Any address that is passed should be passed as dereferenced pointer

### 2.7.2.5 General System Functions

#### 2.7.2.5.1 Overview

Kernel initialization and general system functions.

## Data Structures

- struct `os_version_t`
- struct `os_core_info_t`

## Macros

- #define `STACK_MINIMAL_ALIGNMENT` 7
- #define `HAVE_OS_ERROR_DEBUG`
- #define `OS_COMPILER_ASSERT(expression)` `cw_assert(expression)`
- #define `OS_ASSERT osErrorDebug()`
- #define `OS_ASSERT_COND(expression)` { if (!(expression)) `osErrorDebug();` }
- #define `OS_ASSERT_COMPILER_COND(expression)`
- #define `osGetDeviceID()` (`g_dev_id + 0`)
- #define `osGetSocMasterCore()` (`g_core_info.soc_master_core + 0`)
- #define `osGetSocCoreID()` (`g_core_info.soc_core_num + 0`)
- #define `osGetMpicCoreID()` (`g_core_info.soc_core_num + OS_MPIC_CORES_ID_OFFSET`)
- #define `osGetMpicMasterCore()` (`g_core_info.soc_master_core + OS_MPIC_CORES_ID_OFFSET`)
- #define `osGetClusterMasterCore()` (`g_core_info.cluster_master_core + 0`)
- #define `osGetClusterCoreID()` (`g_core_info.cluster_core_num + 0`)
- #define `osGetClusterNum()` (`g_core_info.cluster_num + 0`)
- #define `osGetMasterCore()` `osGetSocMasterCore()`
- #define `osGetCoreID()` `osGetSocCoreID()`

## Utilities

### Functions

- void [SYS\\_NOP\(\)](#)
- void [COPY\\_ALIGNED\\_2](#) (uint16\_t \*x, uint16\_t \*y)
- void [osTestDebug\(\)](#)
- os\_status [osInitialize\(\)](#)
- os\_status [osStart](#) (os\_background\_task\_function background\_task)
- void [osGetVersionInfo](#) (os\_version\_t \*version\_info)
- void [osErrorDebug\(\)](#)
- uint32\_t [osGetSystemClock\(\)](#)
- uint8\_t [osGetNumberOfCores\(\)](#)
- void [osWait](#) (uint32\_t num) \_\_attribute\_\_((noinline))
- int [osMulticoreSupport\(\)](#)

### Variables

- [os\\_core\\_info\\_t g\\_core\\_info](#)

#### 2.7.2.5.2 Data Structure Documentation

##### 2.7.2.5.2.1 struct os\_version\_t

OS Version Information Structure.

###### Data Fields

- uint16\_t major
- uint16\_t minor
- uint16\_t custom
- uint16\_t patch

###### 2.7.2.5.2.1.1 Field Documentation

###### 2.7.2.5.2.1.2 uint16\_t os\_version\_t::major

Major version number.

###### 2.7.2.5.2.1.3 uint16\_t os\_version\_t::minor

Minor version number.

###### 2.7.2.5.2.1.4 uint16\_t os\_version\_t::custom

Custom build number.

###### 2.7.2.5.2.1.5 uint16\_t os\_version\_t::patch

Patch number.

### 2.7.2.5.2.2 struct os\_core\_info\_t

Core Identity Information Structure.

#### Data Fields

- uint8\_t `soc_core_num`
- uint8\_t `cluster_core_num`
- uint8\_t `cluster_num`
- uint8\_t `soc_master_core`
- uint8\_t `cluster_master_core`

#### 2.7.2.5.2.2.1 Field Documentation

##### 2.7.2.5.2.2.2 uint8\_t os\_core\_info\_t::soc\_core\_num

Core number within SoC - hardware defined.

##### 2.7.2.5.2.2.3 uint8\_t os\_core\_info\_t::cluster\_core\_num

Core number within cluster - hardware defined.

##### 2.7.2.5.2.2.4 uint8\_t os\_core\_info\_t::cluster\_num

Cluster number within SoC - hardware defined.

##### 2.7.2.5.2.2.5 uint8\_t os\_core\_info\_t::soc\_master\_core

SoC master core number - software defined.

##### 2.7.2.5.2.2.6 uint8\_t os\_core\_info\_t::cluster\_master\_core

Cluster master core number - software defined.

### 2.7.2.5.3 Macro Definition Documentation

#### 2.7.2.5.3.1 #define STACK\_MINIMAL\_ALIGNMENT 7

Top of stack minimal alignment.

#### 2.7.2.5.3.2 #define HAVE\_OS\_ERROR\_DEBUG

If defined OS runs in OS error debug mode.

#### 2.7.2.5.3.3 #define OS\_COMPILER\_ASSERT( *expression* ) cw\_assert(*expression*)

Compiler assertion, for performance.

The support is restricted to establishing range (minimum, maximum values) and modulo (or alignment) for user variables. The condition can establish order relations ( $>$ ,  $\geq$ ,  $<$ ,  $\leq$ ,  $==$ ) between C variables and constants, or modulo properties ( $\text{var} \& 0x01..1 == 0$  OR  $\text{varconst} == 0$ ). If

## Utilities

### **2.7.2.5.3.4 #define OS\_ASSERT osErrorDebug()**

Assertion macro, for debugging - calls [osErrorDebug\(\)](#)

### **2.7.2.5.3.5 #define OS\_ASSERT\_COND( *expression* ) { if (!(*expression*)) osErrorDebug(); }**

Assertion if condition is false, for debugging - calls [osErrorDebug\(\)](#)

### **2.7.2.5.3.6 #define OS\_ASSERT\_COMPILER\_COND( *expression* )**

**Value:**

```
OS_ASSERT_COND(expression) \
    OS_COMPILER_ASSERT(expression)
```

Compiler and conditional assertions, for performance and debugging.

The support is restricted to establishing range (minimum, maximum values) and modulo (or alignment) for user variables. The condition can establish order relations (>, >=, <, <=, ==) between C variables and constants, or modulo properties (var&0x01..1 == 0 OR varconst == 0). If

### **2.7.2.5.3.7 #define osGetDeviceID( ) (g\_dev\_id + 0)**

Gets the device ID.

Returns

The device ID

### **2.7.2.5.3.8 #define osGetSocMasterCore( ) (g\_core\_info.soc\_master\_core + 0)**

Retrieves the ID of the SoC master core.

Returns

The ID of the master core

### **2.7.2.5.3.9 #define osGetSocCoreID( ) (g\_core\_info.soc\_core\_num + 0)**

Retrieves the ID of the core within the SoC.

Returns

The ID of the core

**2.7.2.5.3.10 #define osGetMplicCoreID( ) (g\_core\_info.soc\_core\_num + OS\_MPIC\_CORES\_ID\_OFFSET)**

Retrieves the ID of the core for MPIC use.

Returns

The ID of the core

**2.7.2.5.3.11 #define osGetMplicMasterCore( ) (g\_core\_info.soc\_master\_core + OS\_MPIC\_CORES\_ID\_OFFSET)**

Retrieves the ID of the master core for MPIC use.

Returns

The ID of the master core

**2.7.2.5.3.12 #define osGetClusterMasterCore( ) (g\_core\_info.cluster\_master\_core + 0)**

Retrieves the ID of the core within the cluster.

Returns

The ID of the master core

**2.7.2.5.3.13 #define osGetClusterCoreID( ) (g\_core\_info.cluster\_core\_num + 0)**

Retrieves the ID of the core within the cluster.

Returns

The ID of the master core

**2.7.2.5.3.14 #define osGetClusterNum( ) (g\_core\_info.cluster\_num + 0)**

Retrieves the cluster number within the SoC.

Returns

The ID of cluster

## Utilities

### 2.7.2.5.3.15 #define osGetMasterCore( ) osGetSocMasterCore()

Retrieves the ID of the master core.

Returns

The ID of the master core

Warning

Backward compatible use - deprecation alert

### 2.7.2.5.3.16 #define osGetCoreID( ) osGetSocCoreID()

Retrieves the ID of calling master core.

Returns

The ID of the calling core

Warning

Backward compatible use - deprecation alert

## 2.7.2.5.4 Function Documentation

### 2.7.2.5.4.1 void SYS\_NOP( )

OS nop function

Warning

The function signature is for documentation purposes only

### 2.7.2.5.4.2 void COPY\_ALIGNED\_2( uint16\_t \* x, uint16\_t \* y )

Copies 4 bytes from y to x using 2 writes - 2 bytes each time.

## Parameters

in	<i>x</i>	- Destination address.
in	<i>y</i>	- Source address.

## Warning

The function signature is for documentation purposes only

**2.7.2.5.4.3 void osTestDebug( )**

Function used for Auto-test process for test passed/failed indication.

## Warning

The function signature is for documentation purposes only

**2.7.2.5.4.4 os\_status osInitialize( )**

Initializes the OS.

This function initializes the various modules of the OS, using the parameters taken from the configuration file.

## Return values

<i>OS_SUCCESS</i>	- kernel and drivers initialized properly.
-------------------	--

## Warning

Must be called before [osStart\(\)](#).

**2.7.2.5.4.5 os\_status osStart( os\_background\_task\_function *background\_task* )**

Starts the OS operation.

This function receives a pointer to a background task and switches to that task. If the background task runs infinitely (as it should), this function never returns.

This function also activates the system tick, if it is required.

## Utilities

Parameters

in	<i>background_task</i>	- The background task to run.
----	------------------------	-------------------------------

Returns

Error status, encoded in os\_error.h, for any reason; as this function does not, normally, return

Warning

[osInitialize\(\)](#) must be called before [osStart\(\)](#).

Do not use local variables here, because this function does not return, and its stack will not be cleared.

### 2.7.2.5.4.6 void osGetVersionInfo ( os\_version\_t \* *version\_info* )

Returns the OS version information in the structure passed in.

Parameters

out	<i>version_info</i>	- Pointer to a version information structure.
-----	---------------------	---

### 2.7.2.5.4.7 void osErrorDebug ( )

Breaks execution (used for debug).

### 2.7.2.5.4.8 uint32\_t osGetSystemClock ( )

Gets the system clock value.

The returned value is the same value that was given in the configuration structure when the OS was initialized.

Returns

System clock (MHz)

#### 2.7.2.5.4.9 `uint8_t osGetNumberOfCores( )`

Retrieves the number of cores in the system.

Returns

The number of cores in the system

#### 2.7.2.5.4.10 `void osWait( uint32_t num )`

Macro for looping waiting in loop.

The macro will not get optimized by the compiler, at any level of optimization, and will loop by performing a simple for loop

Parameters

<code>num</code>	- number of times to loop
------------------	---------------------------

#### 2.7.2.5.4.11 `int osMulticoreSupport( )`

Returns the value of OS\_MULTICORE

Returns

1 if OS\_MULTICORE == 1 or 0 otherwise

### 2.7.2.5 Variable Documentation

#### 2.7.2.5.5.1 `os_core_info_t g_core_info`

Information structure including information regarding *this* core; Users MAY NOT access this variable directly!!!

### 2.7.2.6 System Information

#### 2.7.2.6.1 Overview

System information structures and function.

## Utilities

### Data Structures

- struct `os_task_info_t`
- struct `os_hwi_info_t`
- struct `os_swi_info_t`
- struct `os_sys_info_t`

### Enumerations

- enum `os_context_info_t` {  
    `OS_CONTEXT_HWI` = 1, `OS_CONTEXT_SWI`, `OS_CONTEXT_TASK`,  
    `OS_CONTEXT_NOT_CREATED` }

### Functions

- `os_status osSysInfoGet (os_sys_info_t *sys_info)`

#### 2.7.2.6.2 Data Structure Documentation

##### 2.7.2.6.2.1 `struct os_task_info_t`

task information

###### Data Fields

- `uint32_t * stack_pointer`
- `uint32_t * top_of_stack`
- `uint32_t * task_function`
- `os_task_priority priority`
- `os_task_handle task_handle`

###### 2.7.2.6.2.1.1 Field Documentation

###### 2.7.2.6.2.1.2 `uint32_t* os_task_info_t::stack_pointer`

Current SP in the task.

###### 2.7.2.6.2.1.3 `uint32_t* os_task_info_t::top_of_stack`

Top of task's stack.

###### 2.7.2.6.2.1.4 `uint32_t* os_task_info_t::task_function`

Function ran in this task.

###### 2.7.2.6.2.1.5 `os_task_priority os_task_info_t::priority`

Priority of task.

### 2.7.2.6.2.1.6 `os_task_handle` `os_task_info_t::task_handle`

Task ID.

### 2.7.2.6.2.2 `struct os_hwi_info_t`

HW interrupt information.

#### Data Fields

- `uint32_t vector`

#### 2.7.2.6.2.2.1 Field Documentation

### 2.7.2.6.2.2.2 `uint32_t os_hwi_info_t::vector`

Interrupt Vector.

### 2.7.2.6.2.3 `struct os_swi_info_t`

SW interrupt information.

#### Data Fields

- `uint32_t swi_num`

#### 2.7.2.6.2.3.1 Field Documentation

### 2.7.2.6.2.3.2 `uint32_t os_swi_info_t::swi_num`

SWI Number.

### 2.7.2.6.2.4 `struct os_sys_info_t`

OS current system information.

#### Data Fields

- `os_task_info_t active_task_info`
- `os_swi_info_t active_swi_info`
- `os_hwi_info_t active_hwi_info`
- `os_context_info_t os_context_info`

#### 2.7.2.6.2.4.1 Field Documentation

### 2.7.2.6.2.4.2 `os_task_info_t os_sys_info_t::active_task_info`

Currently active task info.

### 2.7.2.6.2.4.3 `os_swi_info_t os_sys_info_t::active_swi_info`

Currently active SWI info.

## Utilities

### 2.7.2.6.2.4.4 `os_hwi_info_t os_sys_info_t::active_hwi_info`

Not supported.

### 2.7.2.6.2.4.5 `os_context_info_t os_sys_info_t::os_context_info`

Current context.

### 2.7.2.6.3 Enumeration Type Documentation

#### 2.7.2.6.3.1 `enum os_context_info_t`

OS contexts.

Enumerator

`OS_CONTEXT_HWI` Current context is hardware interrupt.

`OS_CONTEXT_SWI` Current context is software interrupt.

`OS_CONTEXT_TASK` Current context is task.

`OS_CONTEXT_NOT_CREATED` Only valid during initialization.

### 2.7.2.6.4 Function Documentation

#### 2.7.2.6.4.1 `os_status osSysInfoGet( os_sys_info_t * sys_info )`

Returns current OS system information.

Parameters

<code>out</code>	<code>sys_info</code>	- structure to fill OS info in.
------------------	-----------------------	---------------------------------

Return values

<code>OS_SUCCESS</code>
-------------------------

Warning

None.

## 2.7.3 Debug Utilities

### 2.7.3.1 Overview

#### Modules

- CLASS Profiling API

- Logging API

### 2.7.3.2 CLASS Profiling API

#### 2.7.3.2.1 Overview

CLASS debug and profiling Monitor API.

#### Modules

- SC39XX DTU API
- B4860 Debug Print API

#### 2.7.3.2.2 SC39XX DTU API

##### 2.7.3.2.2.1 Overview

#### Macros

- #define NUMBER\_OF\_CORE\_COMMAND\_REGISTERS 4
- #define NUMBER\_OF\_CORE\_COMMAND\_DATA\_REGISTERS 4
- #define NUMBER\_OF\_PROFILING\_COUNTER\_VALUE\_REGISTERS\_A 3
- #define NUMBER\_OF\_PROFILING\_SNAPSHOT\_REGISTERS\_A 3
- #define NUMBER\_OF\_PROFILING\_COUNTER\_VALUE\_REGISTERS\_B 3
- #define NUMBER\_OF\_PROFILING\_SNAPSHOT\_REGISTERS\_B 3
- #define NUMBER\_OF\_INDIRECT\_EVENT\_COND\_TRASITION\_CONF\_REGISTERS 4
- #define OS\_DTU\_MODE(cev, triad, counter) ((cev << 16) | (triad << 8) | counter)

#### Enumerations

- enum b486x\_dtu\_triad { DTU\_TRIAD\_A = 0, DTU\_TRIAD\_B = 1 }
- enum b486x\_dtu\_triad\_counter { DTU\_TRIAD\_COUNTER\_0 = 0, DTU\_TRIAD\_COUNTER\_1 = 1, DTU\_TRIAD\_COUNTER\_2 = 2 }
- enum b486x\_dtu\_cev\_triad\_a { DTU\_TRIAD\_A\_CEV\_NULL = 0, DTU\_CEV\_CE1 = 0, DTU\_CEV\_CBP1 = 2, DTU\_CEV\_CCH = 5, DTU\_CEV\_CCS1 = 6, DTU\_CEV\_EDI = 10, DTU\_CEV\_EW1 = 11, DTU\_CEV\_EIN1 = 12, DTU\_CEV\_IAS = 20, DTU\_CEV\_IPF = 21, DTU\_CEV\_DGCI = 25, DTU\_CEV\_DLSP = 26, DTU\_CEV\_DLPF = 27, DTU\_CEV\_DLH1 = 28, DTU\_CEV\_DLSP = 29, DTU\_CEV\_DSAS = 35, DTU\_CEV\_BL12 = 43, DTU\_CEV\_KED1 = 50, DTU\_CEV\_KAOT = 51, DTU\_CEV\_KEXT = 52 }
- enum b486x\_dtu\_cev\_triad\_b { DTU\_TRIAD\_B\_CEV\_NULL = 0, DTU\_CEV\_CE2 = 0, DTU\_CEV\_CBP2 = 2, DTU\_CEV\_CLP = 3, DTU\_CEV\_CRW = 4, DTU\_CEV\_CCS2 = 6, DTU\_CEV\_ED2 = 10, DTU\_CEV\_IL12 = 20, DTU\_CEV\_IAH = 21, DTU\_CEV\_DGAH = 25, DTU\_CEV\_DL12 = 26, DTU\_CEV\_DLH2 = 28, DTU\_CEV\_DSGE = 35, DTU\_CEV\_KED2 = 50, DTU\_CEV\_KTOT = 51, DTU\_CEV\_KDIN = 52, DTU\_CEV\_KNSP = 53 }

- enum `b486x_dtu_profiling_mode` {
   
`DTU_TRAP_INSTRUCTION` = OS\_DTU\_MODE(DTU\_CE1, DTU\_TRIAD\_A, DTU\_←  
 DTU\_TRIAD\_COUNTER\_0), `DTU_CRITICAL_INTERRUPT` = OS\_DTU\_MODE(DTU\_CE1,  
 DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), `DTU_NON_CRITICAL_INTERRUPT` = OS\_←  
 DTU\_MODE(DTU\_CE1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
`DTU_MMU_EXCEPTIONS` = OS\_DTU\_MODE(DTU\_CE2, DTU\_TRIAD\_B, DTU\_←  
 DTU\_TRIAD\_COUNTER\_0), `DTU_DEBUG_EXCEPTIONS` = OS\_DTU\_MODE(DTU\_CE2,  
 DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), `DTU_OTHER_EXCEPTIONS` = OS\_DTU\_M←  
 ODE(DTU\_CE2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2),  
`DTU_TOTAL_VLES` = OS\_DTU\_MODE(DTU\_CEV\_CBP1, DTU\_TRIAD\_A, DTU\_ TRIA←  
 D\_COUNTER\_0), `DTU_COF_VLES` = OS\_DTU\_MODE(DTU\_CEV\_CBP1, DTU\_TRIAD\_A,  
 DTU\_TRIAD\_COUNTER\_1), `DTU_COF_CORRECTLY_PREDICTED` = OS\_DTU\_MODE(D←  
 TU\_CEV\_CBP1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
`DTU_ALL_BTB_COF` = OS\_DTU\_MODE(DTU\_CEV\_CBP2, DTU\_TRIAD\_B, DTU\_ TRIA←  
 D\_COUNTER\_0), `DTU_BTB_COF_WRONGLY_PREDICTED_NOT_IN_BTB` = OS\_DTU\_←  
 MODE(DTU\_CEV\_CBP2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), `DTU_BTB_COF←`  
`_WRONGLY_PREDICTED_IN_BTB` = OS\_DTU\_MODE(DTU\_CEV\_CBP2, DTU\_TRIAD\_B,  
 DTU\_TRIAD\_COUNTER\_2),  
`DTU_TOTAL_HW_EOL_COF` = OS\_DTU\_MODE(DTU\_CEV\_CLP, DTU\_TRIAD\_B, DTU\_←  
 \_TRIAD\_COUNTER\_0), `DTU_WRONGLY_PREDICTED_BUFFERED_EOL_COF` = OS\_D←  
 TU\_MODE(DTU\_CEV\_CLP, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), `DTU_OTHER_←`  
`WRONGLY_PREDICTED_EOL_COF` = OS\_DTU\_MODE(DTU\_CEV\_CLP, DTU\_TRIAD\_B,  
 DTU\_TRIAD\_COUNTER\_2),  
`DTU_APPLICATION_CYCLES` = OS\_DTU\_MODE(DTU\_CEV\_CCH, DTU\_TRIAD\_A, DT←  
 U\_TRIAD\_COUNTER\_0), `DTU_BUBBLES` = OS\_DTU\_MODE(DTU\_CEV\_CCH, DTU\_ TRIA←  
 D\_A, DTU\_TRIAD\_COUNTER\_2), `DTU_NO_BUBBLES` = OS\_DTU\_MODE(DTU\_CEV\_←  
 CCS1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0),  
`DTU_COF` = OS\_DTU\_MODE(DTU\_CEV\_CCS1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTE←  
 R\_1), `DTU_INTERLOCK` = OS\_DTU\_MODE(DTU\_CEV\_CCS1, DTU\_TRIAD\_A, DTU\_ TRIA←  
 D\_COUNTER\_2), `DTU_DATA_MEMORY HOLDS_AND_FREEZE` = OS\_DTU\_MODE(D←  
 TU\_CEV\_CCS2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_0),  
`DTU_PROGRAM_STARVATION` = OS\_DTU\_MODE(DTU\_CEV\_CCS2, DTU\_TRIAD\_B, D←  
 TU\_TRIAD\_COUNTER\_1), `DTU_REWIND_CYCLES` = OS\_DTU\_MODE(DTU\_CEV\_CCS2,  
 DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2), `DTU_DATA_REWIND_EVENTS` = OS\_DTU\_←  
 MODE(DTU\_CEV\_CRW, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_0),  
`DTU_PROGRAM_REWIND_EVENTS` = OS\_DTU\_MODE(DTU\_CEV\_CRW, DTU\_TRIAD\_B,  
 DTU\_TRIAD\_COUNTER\_1), `DTU_REWIND_EVENTS` = OS\_DTU\_MODE(DTU\_CEV\_CRW,  
 DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2), `DTU_IEU_Q0` = OS\_DTU\_MODE(DTU\_CE←  
 V\_ED1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0),  
`DTU_IEU_Q1` = OS\_DTU\_MODE(DTU\_CEV\_ED1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUN←  
 TER\_1), `DTU_RELOAD_COUNTER_0_RZ` = OS\_DTU\_MODE(DTU\_CEV\_ED1, DTU\_T←  
 RIAD\_A, DTU\_TRIAD\_COUNTER\_2), `DTU_PCDA0` = OS\_DTU\_MODE(DTU\_CEV\_EW1,  
 DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1),  
`DTU_PCDA2` = OS\_DTU\_MODE(DTU\_CEV\_EW1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNT←  
 ER\_2), `DTU_DEBUGEV_0` = OS\_DTU\_MODE(DTU\_CEV\_EIN1, DTU\_TRIAD\_A, DTU\_ TR←

IAD\_COUNTER\_0), DTU\_DEBUGEV\_2 = OS\_DTU\_MODE(DTU\_CEV\_EIN1, DTU\_TRIA←D\_A, DTU\_TRIAD\_COUNTER\_1),  
DTU\_DEBUGEV\_3 = OS\_DTU\_MODE(DTU\_CEV\_EIN1, DTU\_TRIAD\_A, DTU\_TRIAD←\_COUNTER\_2), DTU\_PROGRAM\_ACCESS\_L1\_HITS = OS\_DTU\_MODE(DTU\_CEV\_IAS, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_PROGRAM\_ACCESS\_L1\_PREFETCH←\_HITS = OS\_DTU\_MODE(DTU\_CEV\_IAS, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1),  
DTU\_PROGRAM\_ACCESS\_L1\_MISS = OS\_DTU\_MODE(DTU\_CEV\_IAS, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2), DTU\_L2\_PROGRAM\_ACCESS\_HITS\_SHARED = OS\_DT←U\_MODE(DTU\_CEV\_DL12, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_0), DTU\_L2\_PRO←GRAM\_ACCESS\_HITS\_MODIFIED = OS\_DTU\_MODE(DTU\_CEV\_DL12, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1),  
DTU\_L2\_PROGRAM\_ACCESS\_HITS = OS\_DTU\_MODE(DTU\_CEV\_DL12, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2), DTU\_CME\_PF\_ACSESSES\_L1\_HIT = OS\_DTU\_MODE(DTU←\_CEV\_IPF, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_CME\_PF\_ACSESSES\_L1←MISS = OS\_DTU\_MODE(DTU\_CEV\_IPF, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
DTU\_PROG\_CACHEABLE\_HOLD\_CONTENTION\_CYCLES = OS\_DTU\_MODE(DTU\_CE←V\_IAH, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_0), DTU\_PROG\_NON\_CACHEABLE←HOLDS\_MISCCELLANEOUS = OS\_DTU\_MODE(DTU\_CEV\_IAH, DTU\_TRIAD\_B, DTU\_T←RIAD\_COUNTER\_1), DTU\_PROG\_REWIND\_EVENTS = OS\_DTU\_MODE(DTU\_CEV\_IAH, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2),  
DTU\_DATA\_CACHE HOLDS = OS\_DTU\_MODE(DTU\_CEV\_DGAH, DTU\_TRIAD\_B, DT←U\_TRIAD\_COUNTER\_0), DTU\_FATA\_STORE\_FREEZE = OS\_DTU\_MODE(DTU\_CEV\_D←GAH, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), DTU\_DATA\_REWIND\_EVENTS\_HL = OS\_DTU\_MODE(DTU\_CEV\_DGAH, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2),  
DTU\_L1\_DATA\_INVALIDATE\_FROM\_L2 = OS\_DTU\_MODE(DTU\_CEV\_DGCI, DTU←\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_CME\_INVALIDATION\_ACSESSES = OS←\_DTU\_MODE(DTU\_CEV\_DGCI, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_L1←\_DATA\_INVALIDATE\_FROM\_INTER\_CONFLICTS = OS\_DTU\_MODE(DTU\_CEV\_DGCI, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
DTU\_DATA\_ACCESS\_L1\_HITS = OS\_DTU\_MODE(DTU\_CEV\_DLSR, DTU\_TRIAD\_A, D←TU\_TRIAD\_COUNTER\_0), DTU\_DATA\_ACCESS\_L1\_PF\_HITS = OS\_DTU\_MODE(DTU←\_CEV\_DLSR, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_DATA\_ACCESS\_L1\_MISS = OS\_DTU\_MODE(DTU\_CEV\_DLSR, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
DTU\_L2\_DATA\_ACCESS\_HITS\_SHARED = OS\_DTU\_MODE(DTU\_CEV\_DL12, DTU\_TR←IAD\_B, DTU\_TRIAD\_COUNTER\_0), DTU\_L2\_DATA\_ACCESS\_HITS\_MODIFIED = OS\_D←TU\_MODE(DTU\_CEV\_DL12, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), DTU\_L2\_DA←TA\_ACCESS\_MISS = OS\_DTU\_MODE(DTU\_CEV\_DL12, DTU\_TRIAD\_B, DTU\_TRIAD←\_COUNTER\_2),  
DTU\_CME\_PF\_ACCESS\_L1\_HIT = OS\_DTU\_MODE(DTU\_CEV\_DLPF, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_CME\_CACHE\_PF\_ACCESS\_L1\_HIT = OS\_DTU\_MOD←E(DTU\_CEV\_DLPF, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_CME\_L1\_MISS = OS\_DTU\_MODE(DTU\_CEV\_DLPF, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
DTU\_DATA\_LOAD\_CACHEABLE\_HOLD\_CYCLES = OS\_DTU\_MODE(DTU\_CEV\_DLH1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_DATA\_LOAD\_NON\_CACHEABLE\_H←OLD\_CYCLES = OS\_DTU\_MODE(DTU\_CEV\_DLH1, DTU\_TRIAD\_A, DTU\_TRIAD\_COU←

## Utilities

NTER\_1), DTU\_DATA\_CACHE\_CONTENTION\_CYCLES = OS\_DTU\_MODE(DTU\_CEV\_DLH1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_FULL\_FETCH\_QUEUE\_HOLD\_CYCLES = OS\_DTU\_MODE(DTU\_CEV\_DLH2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_0), DTU\_MISCELLANEOUS\_HOLD\_CYCLES = OS\_DTU\_MODE(DTU\_CEV\_DLH2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), DTU\_ADDRESS\_QUEUE\_LOAD\_AFTER\_STORE\_HAZARD = OS\_DTU\_MODE(DTU\_CEV\_DLH2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_TOTAL\_MEMORY LOADS = OS\_DTU\_MODE(DTU\_CEV\_DLSP, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_NON\_ALIGNED\_4K\_LOAD = OS\_DTU\_MODE(DTU\_CEV\_DLSP, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_LOAD\_REWIND\_EVENTS = OS\_DTU\_MODE(DTU\_CEV\_DLSP, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_TOTAL\_STORE\_ACSESSES = OS\_DTU\_MODE(DTU\_CEV\_DSAS, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_SGB\_MAGES = OS\_DTU\_MODE(DTU\_CEV\_DSAS, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_SGB\_WRITE\_OUT\_HOT = OS\_DTU\_MODE(DTU\_CEV\_DSAS, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_SGB\_FREEZE\_CYCLES = OS\_DTU\_MODE(DTU\_CEV\_DSGE, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_0), DTU\_SGB\_READ MODIFY\_WRITE\_ACSESSES\_L2 = OS\_DTU\_MODE(DTU\_CEV\_DSGE, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), DTU\_SGB\_ACCESSER\_REWIND = OS\_DTU\_MODE(DTU\_CEV\_DSGE, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_DLINK\_READ\_BEATS = OS\_DTU\_MODE(DTU\_CEV\_BL12, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_DLINK\_WRITE\_BEATS = OS\_DTU\_MODE(DTU\_CEV\_BL12, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_ILINK\_BEATS = OS\_DTU\_MODE(DTU\_CEV\_BL12, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_TOTAL\_L2\_DEMAND\_ACSESSES = OS\_DTU\_MODE(DTU\_CEV\_KED1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_L2\_PROGRAM\_ACCESSSES = OS\_DTU\_MODE(DTU\_CEV\_KED1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_L2\_DATA\_ACSESSES = OS\_DTU\_MODE(DTU\_CEV\_KED1, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_TOTAL\_L2\_HIT = OS\_DTU\_MODE(DTU\_CEV\_KED2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_0), DTU\_L2\_INSTRUCTION\_MISS = OS\_DTU\_MODE(DTU\_CEV\_KED2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), DTU\_L2\_DATA\_MISS = OS\_DTU\_MODE(DTU\_CEV\_KED2, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_TOTAL\_L2\_AOUT\_REQUESTS = OS\_DTU\_MODE(DTU\_CEV\_KAOT, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_L2\_AOUT\_REQUESTS\_SENT\_AS\_GLOBAL = OS\_DTU\_MODE(DTU\_CEV\_KAOT, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_L2\_AOUT\_DATA\_SIDE\_REQUESTS = OS\_DTU\_MODE(DTU\_CEV\_KAOT, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_TOTAL\_L2\_DEMAND\_ELINK\_ACSESSES = OS\_DTU\_MODE(DTU\_CEV\_KTOT, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_0), DTU\_L2\_SNOOP\_REQUESTS = OS\_DTU\_MODE(DTU\_CEV\_KTOT, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_1), DTU\_TOTAL\_L2\_ACSESSES\_FROM\_ALL\_SOURCES = OS\_DTU\_MODE(DTU\_CEV\_KTOT, DTU\_TRIAD\_B, DTU\_TRIAD\_COUNTER\_2),  
 DTU\_L2\_TOTAL\_STASHES = OS\_DTU\_MODE(DTU\_CEV\_KEXT, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_0), DTU\_L2\_SNOOP\_REQUESTS\_EXTERNAL\_ACSESSES = OS\_DTU\_MODE(DTU\_CEV\_KEXT, DTU\_TRIAD\_A, DTU\_TRIAD\_COUNTER\_1), DTU\_L2\_STA-

```

SH_REQUESTS_DEGARDED_TO_SNOOP = OS_DTU_MODE(DTU_CEV_KEXT, DTU_T←
RIAD_A, DTU_TRIAD_COUNTER_2),
DTU_L2_RELOAD_REQUESTS_FROM_CORENET = OS_DTU_MODE(DTU_CEV_KDIN,
DTU_TRIAD_B, DTU_TRIAD_COUNTER_0), DTU_L2_STORE_ALLOCATE = OS_DTU←
MODE(DTU_CEV_KDIN, DTU_TRIAD_B, DTU_TRIAD_COUNTER_1), DTU_L2_SNOOP←
_HIT = OS_DTU_MODE(DTU_CEV_KNSP, DTU_TRIAD_B, DTU_TRIAD_COUNTER_0),
DTU_L2_SNOOP_CAUSING_MINT = OS_DTU_MODE(DTU_CEV_KNSP, DTU_TRIAD_B,
DTU_TRIAD_COUNTER_1), DTU_L2_SNOOP_CAUSING_SINT = OS_DTU_MODE(DTU←
CEV_KNSP, DTU_TRIAD_B, DTU_TRIAD_COUNTER_2) }

```

## Functions

- `uint32_t osDtuReadCount (b486x_dtu_profiling_mode profiling_mode)`
- `os_status osDtuInitProfiler (b486x_dtu_cev_triad_a cev_triad_a, b486x_dtu_cev_triad_b cev←
triad_b)`
- `void osDtuDisableProfiler ()`
- `void osDtuStartProfiling ()`
- `void osDtuStopProfiling ()`

### 2.7.3.2.2.2 Macro Definition Documentation

#### 2.7.3.2.2.1 #define NUMBER\_OF\_CORE\_COMMAND\_REGISTERS 4

DTU memory map definitions.

number of Core Command Registers 3 through 0

#### 2.7.3.2.2.2.2 #define NUMBER\_OF\_CORE\_COMMAND\_DATA\_REGISTERS 4

number of core Command Data register

#### 2.7.3.2.2.2.3 #define NUMBER\_OF\_PROFILING\_COUNTER\_VALUE\_REGISTERS\_A 3

number of Profiling Counter Value Register A

#### 2.7.3.2.2.2.4 #define NUMBER\_OF\_PROFILING\_SNAPSHOT\_REGISTERS\_A 3

number of Profiling Counter Snapshot Registers A

#### 2.7.3.2.2.2.5 #define NUMBER\_OF\_PROFILING\_COUNTER\_VALUE\_REGISTERS\_B 3

number of Profiling Counter Value Register B

#### 2.7.3.2.2.2.6 #define NUMBER\_OF\_PROFILING\_SNAPSHOT\_REGISTERS\_B 3

number of Profiling Counter Snapshot Registers B

#### 2.7.3.2.2.2.7 #define NUMBER\_OF INDIRECT\_EVENT\_COND\_TRASITION\_CONF\_REGISTERS 4

number of Indirect Event Conditional Transition Configuration Register

## Utilities

**2.7.3.2.2.2.8 #define OS\_DTU\_MODE( cev, triad, counter ) ((cev << 16) | (triad << 8) | counter)**

DTU profiling mode - index for DTU modes of operation.

### 2.7.3.2.2.3 Enumeration Type Documentation

#### 2.7.3.2.2.3.1 enum b486x\_dtu\_triad

triad - index for DTU triads

Enumerator

**DTU\_TRIAD\_A** index for triad A

**DTU\_TRIAD\_B** index for triad B

#### 2.7.3.2.2.3.2 enum b486x\_dtu\_triad\_counter

triad counter - index for DTU triads counter

Enumerator

**DTU\_TRIAD\_COUNTER\_0** index for triad counter 0

**DTU\_TRIAD\_COUNTER\_1** index for triad counter 1

**DTU\_TRIAD\_COUNTER\_2** index for triad counter 2

#### 2.7.3.2.2.3.3 enum b486x\_dtu\_cev\_triad\_a

DTU CEV triad A value - index for DTU CEV group events.

Enumerator

**DTU\_TRIAD\_A\_CEV\_NULL** NULL.

**DTU\_CEV\_CE1** Exceptions 1.

**DTU\_CEV\_CBPI** Branch prediction 1.

**DTU\_CEV\_CCH** Cycles high level.

**DTU\_CEV\_CCS1** Stall cycles 1.

**DTU\_CEV\_ED1** Debug events 1.

**DTU\_CEV\_EW1** Watchpoints 1.

**DTU\_CEV\_EIN1** DEBUGEV instructions 1.

**DTU\_CEV\_IAS** L1 Instruction cache access sorting.

**DTU\_CEV\_IPF** L1 instruction cache pre-fetch.

**DTU\_CEV\_DGCI** Data Coherency - invalidation events.

**DTU\_CEV\_DLSR** L1 data cache loadaccess sorting.

**DTU\_CEV\_DLPF** L1 data cache pre-fetch.

**DTU\_CEV\_DLH1** Data load holds 1.

**DTU\_CEV\_DLSP** Data load special cases.

**DTU\_CEV\_DSAS** Data Store Accesses Sorting.  
**DTU\_CEV\_BL12** L1-L2 bus load.  
**DTU\_CEV\_KEDI1** L2 demand (Elink) accesses - 1.  
**DTU\_CEV\_KAOT** L2 AOUT traffic.  
**DTU\_CEV\_KEXT** L2 external accesses.

#### 2.7.3.2.2.3.4 enum b486x\_dtu\_cev\_triad\_b

DTU triad B CEV value - index for DTU CEV group events.

Enumerator

**DTU\_TRIAD\_B\_CEV\_NULL** NULL.  
**DTU\_CEV\_CE2** Exceptions 2.  
**DTU\_CEV\_CB2** Branch prediction 2.  
**DTU\_CEV\_CLP** HW Loop.  
**DTU\_CEV\_CRW** Rewind events.  
**DTU\_CEV\_CCS2** Stall cycles 2.  
**DTU\_CEV\_ED2** Debug events 2.  
**DTU\_CEV\_IL12** Instruction L1 to L2 cacheable access sorting.  
**DTU\_CEV\_IAH** Instruction access holds.  
**DTU\_CEV\_DGAH** Data accesses - general hold/freeze.  
**DTU\_CEV\_DL12** Data L1 to L2 cacheable access sorting.  
**DTU\_CEV\_DLH2** Data load holds 2.  
**DTU\_CEV\_DSGE** SGB events.  
**DTU\_CEV\_KED2** L2 demand (Elink) accesses - 2.  
**DTU\_CEV\_KTOT** L2 total traffic.  
**DTU\_CEV\_KDIN** L2 DIN.  
**DTU\_CEV\_KNSP** L2 snooping.

#### 2.7.3.2.2.3.5 enum b486x\_dtu\_profiling\_mode

Enumerator

**DTU\_TRAP\_INSTRUCTION** Trap instructions.  
**DTU\_CRITICAL\_INTERRUPT** Critical interrupts.  
**DTU\_NON\_CRITICAL\_INTERRUPT** Non-critical interrupts.  
**DTU\_MMU\_EXCEPTIONS** MMU exceptions.  
**DTU\_DEBUG\_EXCEPTIONS** Debug exceptions.  
**DTU\_OTHER\_EXCEPTIONS** Other exceptions.  
**DTU\_TOTAL\_VLES** Total VLES.  
**DTU\_COF\_VLES** COF VLES (w/o hardware loops)  
**DTU\_COF\_CORRECTLY\_PREDICTED** COF correctly predicted (w/o hardware loops)  
**DTU\_ALL\_BTB\_COF** All BTB-table COF.  
**DTU\_BTB\_COF\_WRONGLY\_PREDICTED\_NOT\_IN\_BTB** BTB-able COFs, wrongly predicted, not in the BTB.

## Utilities

***DTU\_BTB\_COF\_WRONGLY\_PREDICTED\_IN\_BTB*** BTB-able COFs, wrongly predicted, in the BTB.

***DTU\_TOTAL\_HW\_EOL\_COF*** Total hardware end-of-loop COF.

***DTU\_WRONGLY\_PREDICTED\_BUFFERED\_EOL\_COF*** incorrectly predicted buffered end-of-loop COF

***DTU\_OTHER\_WRONGLY\_PREDICTED\_EOL\_COF*** Other incorrectly predicted end-of-loop COF (not in the BTB, in the BTB wrongly predicted, loop re-learn)

***DTU\_APPLICATION\_CYCLES*** Application cycles.

***DTU\_BUBBLES*** Bubbles.

***DTU\_NO\_BUBBLES*** No bubbles (once per VLES)

***DTU\_COF*** COF (pipe flush cycles)

***DTU\_INTERLOCK*** Interlocks (RSU) w/o holds.

***DTU\_DATA\_MEMORY HOLDS AND FREEZE*** Data memory holds and freezes.

***DTU\_PROGRAM\_STARVATION*** Program starvation.

***DTU\_REWIND\_CYCLES*** Rewind cycles (prog & data)

***DTU\_DATA\_REWIND\_EVENTS*** Data rewind events.

***DTU\_PROGRAM\_REWIND\_EVENTS*** Program rewind events.

***DTU\_REWIND\_EVENTS*** DTU rewind events.

***DTU\_IEU\_Q0*** IEU Q0.

***DTU\_IEU\_Q1*** IEU Q1.

***DTU\_RELOAD\_COUNTER\_0\_RZ*** Reload counter 0 RZ.

***DTU\_PCDA0*** PCDA0.

***DTU\_PCDA2*** PCDA2.

***DTU\_DEBUGEV\_0*** DEBUGEV.0.

***DTU\_DEBUGEV\_2*** DEBUGEV.2.

***DTU\_DEBUGEV\_3*** DEBUGEV.3.

***DTU\_PROGRAM\_ACCESS\_L1\_HITS*** Program access L1 hits.

***DTU\_PROGRAM\_ACCESS\_L1\_PREFETCH\_HITS*** Program access L1 pre-fetch hits.

***DTU\_PROGRAM\_ACCESS\_L1\_MISS*** Program access L1 miss.

***DTU\_L2\_PROGRAM\_ACCESS\_HITS\_SHARED*** L2 Program access hits (shared/exclusive)

***DTU\_L2\_PROGRAM\_ACCESS\_HITS\_MODIFIED*** L2 Program access hits (modified)

***DTU\_L2\_PROGRAM\_ACCESS\_HITS*** L2 Program access hits.

***DTU\_CME\_PF\_ACCESSES\_L1\_HIT*** CME/granular PF accesses - L1 hit (including pre-fetch hit)

***DTU\_CME\_PF\_ACCESSES\_L1\_MISS*** CME granular - L1 miss.

***DTU\_PROG\_CACHEABLE\_HOLD\_CONTENTION\_CYCLES*** Program cacheable hold + contention cycles.

***DTU\_PROG\_NON\_CACHEABLE HOLDS MISCELLANEOUS*** Program non-cacheable holds + miscellaneous.

***DTU\_PROG\_REWIND\_EVENTS*** Program rewind events.

***DTU\_DATA\_CACHE HOLDS*** Data cache holds.

***DTU\_FATA\_STORE\_FREEZE*** Data store freeze.

***DTU\_DATA\_REWIND\_EVENTS\_HL*** Data hold rewind events.

***DTU\_L1\_DATA\_INVALIDATE\_FROM\_L2*** L1 data invalidate from L2.

***DTU\_CME\_INVALIDATION\_ACCESSES*** CME/granular invalidation accesses.

**DTU\_L1\_DATA\_INVALIDATE\_FROM\_INTER\_CONFLICTS** L1 data invalidation from internal conflicts.

**DTU\_DATA\_ACCESS\_L1\_HITS** Data access L1 hits.

**DTU\_DATA\_ACCESS\_L1\_PF\_HITS** Data access L1 pre-fetch hits.

**DTU\_DATA\_ACCESS\_L1\_MISS** Data access L1 miss.

**DTU\_L2\_DATA\_ACCESS\_HITS\_SHARED** L2 Data access hits (shared/exclusive)

**DTU\_L2\_DATA\_ACCESS\_HITS\_MODIFIED** L2 Data access hits (modified)

**DTU\_L2\_DATA\_ACCESS\_MISS** L2 Data access miss.

**DTU\_CME\_PF\_ACCESS\_L1\_HIT** CME/granular PF accesses - L1 hit (including pre-fetch hit)

**DTU\_CME\_CACHE\_PF\_ACCESS\_L1\_HIT** CME/granular cache pre-fetch accesses that were dropped.

**DTU\_CME\_L1\_MISS** CME granular - L1 miss.

**DTU\_DATA\_LOAD\_CACHEABLE\_HOLD\_CYCLES** Data load cacheable hold cycles.

**DTU\_DATA\_LOAD\_NON\_CACHEABLE\_HOLD\_CYCLES** Data loads non-cacheable hold cycles.

**DTU\_DATA\_CACHE\_CONTENTION\_CYCLES** Data cache contention cycles.

**DTU\_FULL\_FETCH\_QUEUE\_HOLD\_CYCLES** Full fetch queue hold cycles.

**DTU\_MISCCELLANEOUS\_HOLD\_CYCLES** miscellaneous hold cycles (barriers, special commands)

**DTU\_ADDRESS\_QUEUE\_LOAD\_AFTER\_STORE\_HAZARD** Address queue load after store hazard cycles.

**DTU\_TOTAL\_MEMORY LOADS** Total memory loads.

**DTU\_NON\_ALIGNED\_4K\_LOAD** Non-aligned 4K load.

**DTU\_LOAD\_REWIND EVENTS** load rewind events

**DTU\_TOTAL\_STORE\_ACSESSES** Total store accesses.

**DTU\_SGB\_MAGES** SGB merges.

**DTU\_SGB\_WRITE\_OUT\_HOT** SGB write out hot (DLINK to L1)

**DTU\_SGB\_FREEZE\_CYCLES** SGB freeze cycles.

**DTU\_SGB\_READ MODIFY\_WRITE\_ACSESSES\_L2** SGB read-modify-write accesses to L2.

**DTU\_SGB\_ACCEPTER\_REWIND** SGB accepter rewind events.

**DTU\_DLINK\_READ\_BEATS** DLINK read beats.

**DTU\_DLINK\_WRITE\_BEATS** DLINK write beats.

**DTU\_ILINK\_BEATS** ILINK beats.

**DTU\_TOTAL\_L2\_DEMAND\_ACSESSES** Total L2 demand accesses.

**DTU\_L2\_PROGRAM\_ACSESSES** L2 program accesses.

**DTU\_L2\_DATA\_ACSESSES** L2 data accesses.

**DTU\_TOTAL\_L2\_HIT** Total L2 hit.

**DTU\_L2\_INSTRUCTION\_MISS** L2 instruction miss.

**DTU\_L2\_DATA\_MISS** L2 data miss.

**DTU\_TOTAL\_L2\_AOUT\_REQUESTS** Total L2 AOUT requests.

**DTU\_L2\_AOUT\_REQUESTS\_SENT\_AS\_GLOBAL** L2 AOUT requests sent as global (M=1)

**DTU\_L2\_AOUT\_DATA\_SIDE\_REQUESTS** L2 AOUT data side requests (including barriers)

**DTU\_TOTAL\_L2\_DEMAND\_ELINK\_ACSESSES** Total L2 demand (ELINK) accesses.

**DTU\_L2\_SNOOP\_REQUESTS** L2 Snoop requests.

**DTU\_TOTAL\_L2\_ACSESSES\_FROM\_ALL\_SOURCES** Tot. L2 accesses from all sources

**DTU\_L2\_TOTAL\_STASHES** L2 Total stashes.

**DTU\_L2\_SNOOP\_REQUESTS\_EXTERNAL\_ACCESES** L2 Snoop requests external accesses.

**DTU\_L2\_STASH\_REQUESTS\_DEGARDED\_TO\_SNOOP** L2 Stash requests degraded to snoop.

**DTU\_L2\_RELOAD\_REQUESTS\_FROM\_CORENET** L2 reload requests from CoreNet.

**DTU\_L2\_STORE\_ALLOCATE** L2 Store allocate.

**DTU\_L2\_SNOOP\_HIT** L2 Snoop hit.

**DTU\_L2\_SNOOP\_CAUSING\_MINT** L2 snoops causing MINT.

**DTU\_L2\_SNOOP\_CAUSING\_SINT** L2 snoops causing SINT.

#### 2.7.3.2.2.4 Function Documentation

##### 2.7.3.2.2.4.1 **uint32\_t osDtuReadCount ( b486x\_dtu\_profiling\_mode *profiling\_mode* )**

Reads counter value

Parameters

in	<i>profiling_mode</i>	- gives an indication for which counter hold the benchmark data.
----	-----------------------	--

Returns

The counter value.

##### 2.7.3.2.2.4.2 **os\_status osDtuInitProfiler ( b486x\_dtu\_cev\_triad\_a *cev\_triad\_a*, b486x\_dtu\_cev\_triad\_b *cev\_triad\_b* )**

initialized the triads counters.

Parameters

in	<i>cev_triad_a</i>	- index for DTU CEV group events to trigger the triad A counters.
in	<i>cev_triad_b</i>	- index for DTU CEV group events to trigger the triad B counters.

Returns

OS\_SUCCESS.

##### 2.7.3.2.2.4.3 **void osDtuDisableProfiler ( )**

Disable the triads counters.

### 2.7.3.2.2.4.4 void osDtuStartProfiling( )

Triggers DTU counters to start counting.

### 2.7.3.2.2.4.5 void osDtuStopProfiling( )

Triggers DTU counters to stop the count.

## 2.7.3.2.3 B4860 Debug Print API

### 2.7.3.2.3.1 Overview

#### Modules

- [B4860 Debug Print Initialization API](#)
- [B4860 Debug Print runtime API](#)

### 2.7.3.2.3.2 B4860 Debug Print Initialization API

#### 2.7.3.2.3.2.1 Overview

Debug Print setup.

#### Data Structures

- struct [b486x\\_debug\\_print\\_init\\_params\\_t](#)

#### Enumerations

- enum [vtb\\_size\\_t](#)
- enum [vtb\\_segments\\_t](#)

#### Functions

- os\_status [b486xDebugPrintInitialize \(b486x\\_debug\\_print\\_init\\_params\\_t \\*init\\_params\)](#)

### 2.7.3.2.3.2.2 Data Structure Documentation

#### 2.7.3.2.3.2.3 struct b486x\_debug\_print\_init\_params\_t

Debug print initialization parameters.

#### Data Fields

- os\_phys\_ptr [dscr\\_phys\\_addr](#)
- os\_virt\_ptr [dscr\\_virt\\_addr](#)
- os\_virt\_ptr [vtb\\_start\\_addr](#)
- os\_mem\_type [vtb\\_mem\\_location](#)

## Utilities

- `vtb_size_t vtb_size`
- `vtb_segments_t num_of_segments`
- `uint32_t flags`
- `os_virt_ptr soc_het_ctrl`
- `bool mngmnt_cores [OS_SOC_MAX_NUM_OF_CORES]`

### 2.7.3.2.3.2.4 Field Documentation

#### 2.7.3.2.3.2.5 `os_phys_ptr b486x_debug_print_init_params_t::dcsr_phys_addr`

DCSR Physical address, shall reflect the definition in LAW.

#### 2.7.3.2.3.2.6 `os_virt_ptr b486x_debug_print_init_params_t::dcsr_virt_addr`

DCSR virtual address.

#### 2.7.3.2.3.2.7 `os_virt_ptr b486x_debug_print_init_params_t::vtb_start_addr`

VTB virtual address, if NULL the driver will allocate it.

#### 2.7.3.2.3.2.8 `os_mem_type b486x_debug_print_init_params_t::vtb_mem_location`

Memory where VTBs are allocated.

#### 2.7.3.2.3.2.9 `vtb_size_t b486x_debug_print_init_params_t::vtb_size`

Log2 of the VTB size to be used for Debug Prints (VTB\_size = 1 << vtb\_size)

#### 2.7.3.2.3.2.10 `vtb_segments_t b486x_debug_print_init_params_t::num_of_segments`

Log2 of the VTB number of segments.

#### 2.7.3.2.3.2.11 `uint32_t b486x_debug_print_init_params_t::flags`

If any core is disabled.

#### 2.7.3.2.3.2.12 `os_virt_ptr b486x_debug_print_init_params_t::soc_het_ctrl`

virtual pointer to `os_het_control_t` shared space

#### 2.7.3.2.3.2.13 `bool b486x_debug_print_init_params_t::mngmnt_cores[OS_SOC_MAX_NUM_OF_CORES]`

This determines which core is allowed to react to debug print watermark interrupts.

### 2.7.3.2.3.2.14 Enumeration Type Documentation

#### 2.7.3.2.3.2.15 `enum vtb_size_t`

Virtual Trace Buffer Size.

### 2.7.3.2.3.2.16 enum vtb\_segments\_t

Virtual Trace Buffer - Number of segments.

### 2.7.3.2.3.2.17 Function Documentation

#### 2.7.3.2.3.2.18 os\_status b486xDebugPrintInitialize ( b486x\_debug\_print\_init\_params\_t \* *init\_params* )

Configures QE for basic ETH access

Parameters

<i>init_params</i>	- debug print initialization params
--------------------	-------------------------------------

Returns

OS\_SUCCESS if valid

Warning

New Mode: None Old Mode: After calling this function: o interrupts are disabled on the UEC used for channels 0,NUM\_OF\_CORES o UTFTT register in UEC memory map is modified

### 2.7.3.2.3.3 B4860 Debug Print runtime API

#### 2.7.3.2.3.3.1 Overview

Debug Print functions.

#### Enumerations

- enum [b486x\\_debug\\_print\\_trigger\\_level\\_t](#)

#### Functions

- [os\\_status b486xDebugPrintFast](#) (uint32\_t trigger\_level, uint16\_t local\_address, uint32\_t data)
- [os\\_status b486xDebugPrintMass](#) (uint32\_t trigger\_level, uint16\_t local\_address, uint32\_t \*data, uint16\_t address\_increment\_offset, uint16\_t count)

#### 2.7.3.2.3.3.2 Enumeration Type Documentation

#### 2.7.3.2.3.3.3 enum b486x\_debug\_print\_trigger\_level\_t

Debug Print Trigger Level Enumeration.

## Utilities

### 2.7.3.2.3.3.4 Function Documentation

**2.7.3.2.3.3.5 os\_status b486xDebugPrintFast ( *uint32\_t trigger\_level*, *uint16\_t local\_address*, *uint32\_t data* )**

Writes a single DP into the VTB buffer

Parameters

in	<i>trigger_level</i>	- DP trigger level, left-shifted with 16 bits
in	<i>local_address</i>	- DP address
in	<i>data</i>	- DP value

Warning

If function being called in a HWI or SWI ISR, the application MUST evaluate msc815xDebugPrintRunning() and validate it returns FALSE prior to calling.

Returns

OS\_SUCCESS

**2.7.3.2.3.3.6 os\_status b486xDebugPrintMass ( *uint32\_t trigger\_level*, *uint16\_t local\_address*, *uint32\_t \* data*, *uint16\_t address\_increment\_offset*, *uint16\_t count* )**

Writes a mass DP into the VTB buffer

Parameters

in	<i>trigger_level</i>	- DP trigger level
in	<i>local_address</i>	- DP address
in	<i>data</i>	- pointer to the start address of the data to be included in MDP
in	<i>address_</i> ↔ <i>increment_</i> ↔ <i>offset</i>	- DP address increment offset
in	<i>count</i>	- number of simple DPs contained in the mass DP

Return values

<i>OS_SUCCESS</i>	- MDP was successfully inserted
<i>OS_ERR_DEBUG_PRI← NT_NOT_ACTIVE</i>	- QE is not in ACTIVE state
<i>OS_ERR_DEBUG_PRI← NT_LENGTH_INVALID</i>	- More than 2048 WORDS were attempted to be written in an MDP
<i>OS_ERR_DEBUG_PRI← NT_MDP_ACTIVE</i>	- Another MDP is currently being written
<i>OS_ERR_DEBUG_PRI← NT_OVERFLOW</i>	- An overflow would occur if the MDP would be written

Warning

Interrupts must be enabled when calling this function

### 2.7.3.3 Logging API

#### 2.7.3.3.1 Overview

Debug hook API.

Logging API

Debug Hooks are callback functions that are called by the OS runtime and initialization code at pre-determined locations in the code.

#### Modules

- Logging runtime API

#### Macros

- #define `osDebugHookDelete(hook_num)` `osDebugHookCreate(hook_num, NULL)`

#### Functions

- `os_status osDebugHookCreate (os_debug_hooks_enum hook_num, debug_hook_function func)`

#### Debug Hook Options

- enum `os_debug_hooks_enum` {
   
    `OS_DEBUG_TASK_CREATE`, `OS_DEBUG_TASK_SWITCH`, `OS_DEBUG_PROG_MMU`,
   
    `OS_DEBUG_DATA_MMU`, `OS_DEBUG_IPC_BASIC_SEND`, `OS_DEBUG_IPC_BASIC_RE←`

```
CEIVE,
OS_DEBUG_LAST }
```

### 2.7.3.3.2 Macro Definition Documentation

#### 2.7.3.3.2.1 #define osDebugHookDelete( *hook\_num* ) osDebugHookCreate(*hook\_num*, NULL)

Unregister a debug hook callback function

Parameters

in	<i>hook_num</i>	- The event to unregister from - Must be one of <a href="#">Debug Hook Options</a>
----	-----------------	--

Return values

<i>OS_SUCCESS</i>	- the hook was unregistered successfully
<i>OS_ERR_TOO MUCH</i>	- <i>hook_num</i> is larger than <i>OS_DEBUG_LAST</i>

### 2.7.3.3 Enumeration Type Documentation

#### 2.7.3.3.1 enum os\_debug\_hooks\_enum

Debug Hooks configuration options.

Enumerator

***OS\_DEBUG\_TASK\_CREATE*** Called when task is created. Arguments are: *os\_task\_handle* and pointer to [os\\_task\\_init\\_param\\_t](#)

***OS\_DEBUG\_TASK\_SWITCH*** Called when there is a task switch. Arguments are: *g\_running\_task->task\_handle* and *g\_highest\_task->task\_handle*

***OS\_DEBUG\_PROG\_MMU*** Called on program MMU exception. Arguments are: pointer to [os\\_sys\\_info\\_t](#) and pointer to struct [os\\_mmu\\_error](#)

***OS\_DEBUG\_DATA\_MMU*** Called on data MMU exception. Arguments are: pointer to [os\\_sys\\_info\\_t](#) and pointer to struct [os\\_mmu\\_error](#)

***OS\_DEBUG\_IPC\_BASIC\_SEND*** Called on IPC message send Arguments are: pointer to [os\\_het\\_ipc\\_channel\\_t](#), pointer to local copy of current BD (message address in this BD is physical); Caution: this local copy is not valid after exiting the debug hook.

***OS\_DEBUG\_IPC\_BASIC\_RECEIVE*** Called on IPC message receive Arguments are: pointer to [os\\_het\\_ipc\\_channel\\_t](#), pointer to local copy of current BD (message address in this BD is physical); Caution: this local copy is not valid after exiting the debug hook.

***OS\_DEBUG\_LAST*** Number of supported debug hooks - MUST remain last.

### 2.7.3.3.4 Function Documentation

#### 2.7.3.3.4.1 `os_status osDebugHookCreate ( os_debug_hooks_enum hook_num, debug_hook_function func )`

Register a debug hook callback function

Parameters

in	<i>hook_num</i>	- The event to register to - Must be one of <a href="#">Debug Hook Options</a>
in	<i>func</i>	- The callback function to register.

Return values

<i>OS_SUCCESS</i>	- the hook was registered successfully
<i>OS_ERR_TOO MUCH</i>	- hook_num is larger than OS_DEBUG_LAST
<i>OS_ERR_ALREADY_Created</i>	- the hook was previously registered

### 2.7.3.3.5 Logging runtime API

#### 2.7.3.3.5.1 Overview

##### Macros

- #define [LOG\\_ENTER\\_EVENT](#) 0x01000000
- #define [LOG\\_EXIT\\_EVENT](#) 0x02000000
- #define [GET\\_FUNCTION\\_CODE](#)(num) (num>>12)

##### Functions

- void [osLog](#) (uint32\_t op, uint32\_t val)
- void [osLogRegisterHandler](#) (uint32\_t type\_of\_command, void(\*handler)(uint32\_t op, uint32\_t val, uint32\_t time[2]))
- void [osLogImmediate](#) (uint32\_t op, uint32\_t val, uint32\_t time[2])

##### Types of opcodes

- #define [OS\\_LOG\\_HWI](#) 0x1000
- #define [OS\\_LOG\\_SWI](#) 0x2000
- #define [OS\\_LOG\\_SPINLOCK](#) 0x3000
- #define [OS\\_LOG\\_HWI\\_LATENCY](#) 0x4000
- #define [OS\\_LOG\\_TASK](#) 0x5000
- #define [OS\\_LOG\\_CLASS\\_UTILIZATION](#) 0x6000
- #define [OS\\_LOG\\_USER\\_DEFINED\\_EVENT](#) 0x8000
- #define [LOG\\_OPCODE\\_TO\\_STACK](#) 0x01000000
- #define [LOG\\_OPCODE\\_FROM\\_STACK](#) 0x02000000
- #define [LOG\\_COMMAND\\_TYPE\\_MASK](#) 0xFF00

## Utilities

### Opcodes supported for osLog

- #define `LOG_HWI_ENTER` (0x1 | OS\_LOG\_HWI | LOG\_OPCODE\_TO\_STACK)
- #define `LOG_HWI_EXIT` (0x2 | OS\_LOG\_HWI | LOG\_OPCODE\_FROM\_STACK)
- #define `LOG_HWI_CREATE` (0x3 | OS\_LOG\_HWI)
- #define `LOG_HWI_SET_PRIORITY` (0x4 | OS\_LOG\_HWI)
- #define `LOG_SWI_CREATE` (0x1 | OS\_LOG\_SWI)
- #define `LOG_SWI_ENTER` (0x2 | OS\_LOG\_SWI | LOG\_OPCODE\_TO\_STACK)
- #define `LOG_SWI_EXIT` (0x3 | OS\_LOG\_SWI | LOG\_OPCODE\_FROM\_STACK)
- #define `LOG_SWI_ACTIVATE` (0x4 | OS\_LOG\_SWI)
- #define `LOG_SWI_SET_PRIORITY` (0x5 | OS\_LOG\_SWI)
- #define `LOG_SPINLOCK_GET` (0x1 | OS\_LOG\_SPINLOCK)
- #define `LOG_SPINLOCK_RELEASE` (0x2 | OS\_LOG\_SPINLOCK)
- #define `LOG_SPINLOCK_IRQ_GET` (0x3 | OS\_LOG\_SPINLOCK)
- #define `LOG_SPINLOCK_IRQ_RELEASE` (0x4 | OS\_LOG\_SPINLOCK)
- #define `LOG_CLASS_M2_UTILIZATION` (0x1 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_M3_UTILIZATION` (0x2 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_DDR_UTILIZATION` (0x3 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_SKYBLUE_UTILIZATION` (0x4 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_SYSTEM_TO_M2_UTILIZATION` (0x5 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_CORES_TO_M3_DDR_UTILIZATION` (0x6 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_QE_UTILIZATION` (0x7 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_SRIO_UTILIZATION` (0x8 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_TDM_UTILIZATION` (0x9 | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_DMA_PORT0_UTILIZATION` (0xA | OS\_LOG\_CLASS\_UTILIZATION)
- #define `LOG_CLASS_DMA_PORT1_UTILIZATION` (0xB | OS\_LOG\_CLASS\_UTILIZATION)

### Opcodes not supported for osLog

- #define `LOG_HWI_ENABLE` (0x1 | OS\_LOG\_HWI\_LATENCY)
- #define `LOG_HWI_DISABLE` (0x2 | OS\_LOG\_HWI\_LATENCY)
- #define `LOG_SWIFT_HWI_DISABLE` (0x3 | OS\_LOG\_HWI\_LATENCY)
- #define `LOG_SWIFT_HWI_ENABLE` (0x4 | OS\_LOG\_HWI\_LATENCY)
- #define `LOG_TASK_CREATE` (0x1 | OS\_LOG\_TASK)
- #define `LOG_TASK_SWITCH` (0x2 | OS\_LOG\_TASK)
- #define `LOG_TASK_ACTIVATE` (0x3 | OS\_LOG\_TASK)
- #define `LOG_TASK_SET_PRIORITY` (0x4 | OS\_LOG\_TASK)
- #define `LOG_TASK_PEND_QUEUE` (0x5 | OS\_LOG\_TASK)
- #define `LOG_TASK_PEND_SEM` (0x6 | OS\_LOG\_TASK)
- #define `LOG_TASK_DELETE` (0x7 | OS\_LOG\_TASK)
- #define `LOG_TASK_POST_QUEUE` (0x8 | OS\_LOG\_TASK)
- #define `LOG_TASK_POST_SEM` (0x9 | OS\_LOG\_TASK)
- #define `LOG_TASK_SUSPEND` (0xA | OS\_LOG\_TASK)
- #define `LOG_TASK_DELAY` (0xB | OS\_LOG\_TASK)
- #define `LOG_TASK_YIELD` (0xC | OS\_LOG\_TASK)

#### 2.7.3.3.5.2 Macro Definition Documentation

##### 2.7.3.3.5.2.1 #define `LOG_ENTER_EVENT` 0x01000000

start flag for opening LOG event

**2.7.3.3.5.2.2 #define LOG\_EXIT\_EVENT 0x02000000**

ending flag for LOG event

**2.7.3.3.5.2.3 #define OS\_LOG\_HWI 0x1000**

HWI events.

**2.7.3.3.5.2.4 #define OS\_LOG\_SWI 0x2000**

SWI events.

**2.7.3.3.5.2.5 #define OS\_LOG\_SPINLOCK 0x3000**

Spinlock events.

**2.7.3.3.5.2.6 #define OS\_LOG\_TASK 0x5000**

Task events.

**2.7.3.3.5.2.7 #define OS\_LOG\_CLASS\_UTILIZATION 0x6000**

CLASS profiling.

**2.7.3.3.5.2.8 #define OS\_LOG\_USER\_DEFINED\_EVENT 0x8000**

User-defined events.

**2.7.3.3.5.2.9 #define LOG\_OPCODE\_TO\_STACK 0x01000000**

opcode to stack

**2.7.3.3.5.2.10 #define LOG\_OPCODE\_FROM\_STACK 0x02000000**

opcode from stack

**2.7.3.3.5.2.11 #define LOG\_COMMAND\_TYPE\_MASK 0xFF00**

opcode type log mask

**2.7.3.3.5.2.12 #define LOG\_HWI\_ENTER (0x1 | OS\_LOG\_HWI | LOG\_OPCODE\_TO\_STACK)**

HWI enter event.

**2.7.3.3.5.2.13 #define LOG\_HWI\_EXIT (0x2 | OS\_LOG\_HWI | LOG\_OPCODE\_FROM\_STACK)**

HWI exit event.

**2.7.3.3.5.2.14 #define LOG\_HWI\_CREATE (0x3 | OS\_LOG\_HWI)**

HWI create event.

## Utilities

**2.7.3.3.5.2.15 #define LOG\_HWI\_SET\_PRIORITY (0x4 | OS\_LOG\_HWI)**

HWI priority set event.

**2.7.3.3.5.2.16 #define LOG\_SWI\_CREATE (0x1 | OS\_LOG\_SWI)**

SWI create event.

**2.7.3.3.5.2.17 #define LOG\_SWI\_ENTER (0x2 | OS\_LOG\_SWI | LOG\_OPCODE\_TO\_STACK)**

SWI enter event.

**2.7.3.3.5.2.18 #define LOG\_SWI\_EXIT (0x3 | OS\_LOG\_SWI | LOG\_OPCODE\_FROM\_STACK)**

SWI exit event.

**2.7.3.3.5.2.19 #define LOG\_SWI\_ACTIVATE (0x4 | OS\_LOG\_SWI)**

SWI activate event.

**2.7.3.3.5.2.20 #define LOG\_SWI\_SET\_PRIORITY (0x5 | OS\_LOG\_SWI)**

SWI priority set event.

**2.7.3.3.5.2.21 #define LOG\_SPINLOCK\_GET (0x1 | OS\_LOG\_SPINLOCK)**

Spinlock get event.

**2.7.3.3.5.2.22 #define LOG\_SPINLOCK\_RELEASE (0x2 | OS\_LOG\_SPINLOCK)**

Spinlock release event.

**2.7.3.3.5.2.23 #define LOG\_SPINLOCK\_IRQ\_GET (0x3 | OS\_LOG\_SPINLOCK)**

Spinlock irq disable get event.

**2.7.3.3.5.2.24 #define LOG\_SPINLOCK\_IRQ\_RELEASE (0x4 | OS\_LOG\_SPINLOCK)**

Spinlock irq disable release event.

**2.7.3.3.5.2.25 #define LOG\_CLASS\_M2\_UTILIZATION (0x1 | OS\_LOG\_CLASS\_UTILIZATION)**

class M2 utilization

**2.7.3.3.5.2.26 #define LOG\_CLASS\_M3\_UTILIZATION (0x2 | OS\_LOG\_CLASS\_UTILIZATION)**

class M3 utilization

**2.7.3.3.5.2.27 #define LOG\_CLASS\_DDR\_UTILIZATION (0x3 | OS\_LOG\_CLASS\_UTILIZATION)**

class DDR utilization

**2.7.3.3.5.2.28 #define LOG\_CLASS\_SKYBLUE\_UTILIZATION (0x4 | OS\_LOG\_CLASS\_UTILIZATION)**

class SKYBLUE utilization

**2.7.3.3.5.2.29 #define LOG\_CLASS\_SYSTEM\_TO\_M2\_UTILIZATION (0x5 | OS\_LOG\_CLASS\_UTILIZATION)**

class system to M2 utilization

**2.7.3.3.5.2.30 #define LOG\_CLASS\_CORES\_TO\_M3\_DDR\_UTILIZATION (0x6 | OS\_LOG\_CLASS\_UTILIZATION)**

class cores to M3 utilization

**2.7.3.3.5.2.31 #define LOG\_CLASS\_QE\_UTILIZATION (0x7 | OS\_LOG\_CLASS\_UTILIZATION)**

class QE utilization

**2.7.3.3.5.2.32 #define LOG\_CLASS\_SRIO\_UTILIZATION (0x8 | OS\_LOG\_CLASS\_UTILIZATION)**

class SRIO utilization

**2.7.3.3.5.2.33 #define LOG\_CLASS\_TDM\_UTILIZATION (0x9 | OS\_LOG\_CLASS\_UTILIZATION)**

class TDM utilization

**2.7.3.3.5.2.34 #define LOG\_CLASS\_DMA\_PORT0\_UTILIZATION (0xA | OS\_LOG\_CLASS\_UTILIZATION)**

class DMA port 0 utilization

**2.7.3.3.5.2.35 #define LOG\_CLASS\_DMA\_PORT1\_UTILIZATION (0xB | OS\_LOG\_CLASS\_UTILIZATION)**

class DMA port 1 utilization

**2.7.3.3.5.2.36 #define LOG\_HWI\_ENABLE (0x1 | OS\_LOG\_HWI\_LATENCY)**

hardware interrupt enable

**2.7.3.3.5.2.37 #define LOG\_HWI\_DISABLE (0x2 | OS\_LOG\_HWI\_LATENCY)**

hardware interrupt disable

**2.7.3.3.5.2.38 #define LOG\_SWIFT\_HWI\_DISABLE (0x3 | OS\_LOG\_HWI\_LATENCY)**

swift hardware interrupt enable

## Utilities

2.7.3.3.5.2.39 `#define LOG_SWIFT_HWI_ENABLE (0x4 | OS_LOG_HWI_LATENCY)`

swift harware interrupt disable

2.7.3.3.5.2.40 `#define LOG_TASK_CREATE (0x1 | OS_LOG_TASK)`

TASK create event.

2.7.3.3.5.2.41 `#define LOG_TASK_SWITCH (0x2 | OS_LOG_TASK)`

TASK switch event.

2.7.3.3.5.2.42 `#define LOG_TASK_ACTIVATE (0x3 | OS_LOG_TASK)`

TASK activate event.

2.7.3.3.5.2.43 `#define LOG_TASK_SET_PRIORITY (0x4 | OS_LOG_TASK)`

TASK priority set event.

2.7.3.3.5.2.44 `#define LOG_TASK_PEND_QUEUE (0x5 | OS_LOG_TASK)`

TASK queue pend.

2.7.3.3.5.2.45 `#define LOG_TASK_PEND_SEM (0x6 | OS_LOG_TASK)`

TASK sem pend.

2.7.3.3.5.2.46 `#define LOG_TASK_DELETE (0x7 | OS_LOG_TASK)`

TASK switch event.

2.7.3.3.5.2.47 `#define LOG_TASK_POST_QUEUE (0x8 | OS_LOG_TASK)`

TASK queue post.

2.7.3.3.5.2.48 `#define LOG_TASK_POST_SEM (0x9 | OS_LOG_TASK)`

TASK sem pend.

2.7.3.3.5.2.49 `#define LOG_TASK_SUSPEND (0xA | OS_LOG_TASK)`

TASK suspend.

2.7.3.3.5.2.50 `#define LOG_TASK_DELAY (0xB | OS_LOG_TASK)`

TASK delay.

2.7.3.3.5.2.51 `#define LOG_TASK_YIELD (0xC | OS_LOG_TASK)`

TASK yield.

**2.7.3.3.5.2.52 #define GET\_FUNCTION\_CODE( num ) (num>>12)**

get function code from log

**2.7.3.3.5.3 Function Documentation****2.7.3.3.5.3.1 void osLog ( uint32\_t op, uint32\_t val )**

Log events to the internal logging module.

Parameters

in	<i>op</i>	<p>- Event opcode. Opcodes supported:</p> <ul style="list-style-type: none"> <li>• define LOG_HWI_ENTER (0x1   OS_LOG_HWI   LOG_OPCODE_TO_STACK)</li> <li>• define LOG_HWI_EXIT (0x2   OS_LOG_HWI   LOG_OPCODE_FROM_STACK)</li> <li>• define LOG_HWI_CREATE (0x3   OS_LOG_HWI)</li> <li>• define LOG_HWI_SET_PRIORITY (0x4   OS_LOG_HWI)</li> <li>• define LOG_SWI_CREATE (0x1   OS_LOG_SWI)</li> <li>• define LOG_SWI_ENTER (0x2   OS_LOG_SWI   LOG_OPCODE_TO_STACK)</li> <li>• define LOG_SWI_EXIT (0x3   OS_LOG_SWI   LOG_OPCODE_FROM_STACK)</li> <li>• define LOG_SWI_ACTIVATE (0x4   OS_LOG_SWI)</li> <li>• define LOG_SWI_SET_PRIORITY (0x5   OS_LOG_SWI)</li> <li>• define LOG_SPINLOCK_GET (0x1   OS_LOG_SPINLOCK)</li> <li>• define LOG_SPINLOCK_RELEASE (0x2   OS_LOG_SPINLOCK)</li> <li>• define LOG_SPINLOCK_IRQ_GET (0x3   OS_LOG_SPINLOCK)</li> <li>• define LOG_SPINLOCK_IRQ_RELEASE (0x4   OS_LOG_SPINLOCK)</li> <li>• define LOG_CLASS_TRGT_NUM(LOG_CLASS,TRGT_NUM)</li> <li>• define LOG_CLASS_INIT_NUM(LOG_CLASS,INIT_NUM)</li> </ul>
----	-----------	--

## Queues API

in	<i>val</i>	- Event-related value; This value is specific for each type of event.
----	------------	---

**2.7.3.3.5.3.2 void osLogRegisterHandler ( uint32\_t *type\_of\_command*, void(\*)(uint32\_t *op*, uint32\_t *val*, uint32\_t *time[2]*) *handler* )**

Define user callback function for os events.

This function sets callback for specific event. User may use it in order to handle all the events of this type. If the user wish also to log these events he should call [osLogImmediate\(\)](#) function for each event with proper arguments.

Parameters

in	<i>type_of_command</i>	- Event opcode. Supported values: <ul style="list-style-type: none"> <li>• OS_LOG_HWI</li> <li>• OS_LOG_SWI</li> <li>• OS_LOG_SPINLOCK</li> </ul>
in	<i>handler</i>	- pointer to user callback, that will be called on each event.

**2.7.3.3.5.3.3 void osLogImmediate ( uint32\_t *op*, uint32\_t *val*, uint32\_t *time[2]* )**

The same as [osLog\(\)](#), but does not call user-defined callback and does not check if this event was enabled.

Usually called by user in event handler function to enable logging of this event.

Parameters

in	<i>op</i>	- Event opcode.
in	<i>val</i>	- Event-related value. This value is specific for each type of event.
in	<i>time</i>	- Time value for log.

## 2.8 Queues API

### 2.8.1 Overview

Queues setup and control.

### TypeDefs

- [typedef void \\* os\\_queue\\_handle](#)

## Enumerations

- enum `os_queue_status` { `OS_QUEUE_EMPTY` = 0, `OS_QUEUE_MIDDLE`, `OS_QUEUE_FULL` }
- enum `os_queue_shared` { `OS_QUEUE_PRIVATE` = 0, `OS_QUEUE_SHARED` }

## Functions

- `os_status osQueueCreate (os_queue_handle que_handle, uint16_t queue_size)`
- `os_status osQueueCreateMultiple (os_queue_handle que_handle, uint16_t queue_size, uint16_t num)`
- `os_status osQueueDelete (os_queue_handle que_handle)`
- `os_status osQueueDeleteUnsafe (os_queue_handle que_handle)`
- `os_status osQueueReset (os_queue_handle que_handle)`
- `os_status osQueueResetUnsafe (os_queue_handle que_handle)`
- `os_status osQueueEnqueue (os_queue_handle que_handle, uint32_t value)`
- `os_status osQueueUnsafeEnqueue (os_queue_handle que_handle, uint32_t value)`
- `os_status osQueueHeadEnqueue (os_queue_handle que_handle, uint32_t value)`
- `os_status osQueueUnsafeHeadEnqueue (os_queue_handle que_handle, uint32_t value)`
- `os_status osQueueDequeue (os_queue_handle que_handle, uint32_t *value)`
- `os_status osQueueUnsafeDequeue (os_queue_handle que_handle, uint32_t *value)`
- `os_status osQueuePeek (os_queue_handle que_handle, uint32_t *value)`
- `os_status osQueueTailDequeue (os_queue_handle que_handle, uint32_t *value)`
- `os_status osQueueUnsafeTailDequeue (os_queue_handle que_handle, uint32_t *value)`
- `os_queue_status osQueueStatus (os_queue_handle que_handle)`
- `os_queue_status osQueueUnsafeStatus (os_queue_handle que_handle)`
- `os_status osQueueFind (os_queue_handle *que_handle, bool shared)`
- `os_status osQueueEnqueueMultiple (os_queue_handle que_handle, uint32_t *value)`
- `os_status osQueueUnsafeEnqueueMultiple (os_queue_handle que_handle, uint32_t *value)`
- `os_status osQueueDequeueMultiple (os_queue_handle que_handle, uint32_t *value)`
- `os_status osQueueUnsafeDequeueMultiple (os_queue_handle que_handle, uint32_t *value)`
- `os_queue_shared osQueueShared (os_queue_handle que_handle)`
- `os_status osQueueSize (os_queue_handle que_handle, uint32_t *size)`
- `os_status osQueueMultipleSize (os_queue_handle que_handle, uint32_t *size)`
- `os_status osQueueMultipleNum (os_queue_handle que_handle, uint32_t *num)`

### 2.8.2 Typedef Documentation

#### 2.8.2.1 `typedef void* os_queue_handle`

Queue handle - represents a specific queue object.

The queue handle is returned from `osQueueFind()`, and should be passed as a parameter to all the queue functions.

## Queues API

### 2.8.3 Enumeration Type Documentation

#### 2.8.3.1 enum os\_queue\_status

Queue status values.

Enumerator

*OS\_QUEUE\_EMPTY* Queue is empty.

*OS\_QUEUE\_MIDDLE* Queue is neither empty, nor full.

*OS\_QUEUE\_FULL* Queue is full.

#### 2.8.3.2 enum os\_queue\_shared

Queue shared values.

Enumerator

*OS\_QUEUE\_PRIVATE* Queue is private, interfaced by a single core.

*OS\_QUEUE\_SHARED* Queue is shared, may be interfaced by multiple cores.

### 2.8.4 Function Documentation

#### 2.8.4.1 os\_status osQueueCreate ( os\_queue\_handle *que\_handle*, uint16\_t *queue\_size* )

Prepares a queue for operation.

Parameters

in	<i>que_handle</i>	- The queue handle.
in	<i>queue_size</i>	- Maximum number of elements allowed in the queue.

Return values

<i>OS_SUCCESS</i>	- The queue was successfully created.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory.
<i>OS_ERR_Q_ALREADY_CREATED</i>	- The queue is already created.

Warning

This function allocates some memory for the queue operation. You should use it only in your application's initialization code. Creating a specific queue twice will cause memory leaks.

#### 2.8.4.2 **os\_status osQueueCreateMultiple ( os\_queue\_handle *que\_handle*, uint16\_t *queue\_size*, uint16\_t *num* )**

Prepares a multiple queue for operation.

Parameters

in	<i>que_handle</i>	- The queue handle.
in	<i>queue_size</i>	- Maximum number of elements allowed in the queue.
in	<i>num</i>	- Size of each element in 32 bits.

Return values

<i>OS_SUCCESS</i>	- The queue was successfully created.
<i>OS_ERR_NO_MEMORY</i>	- Not enough memory.
<i>OS_ERR_Q_ALREADY_CREATED</i>	- The queue is already created.

Warning

This function allocates some memory for the queue operation. You should use it only in your application's initialization code. Creating a specific queue twice will cause memory leaks.

#### 2.8.4.3 **os\_status osQueueDelete ( os\_queue\_handle *que\_handle* )**

Deletes the given queue from the system.

Parameters

in	<i>que_handle</i>	- The queue handle.
----	-------------------	---------------------

Return values

<i>OS_SUCCESS</i>	- The queue was successfully deleted.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

#### 2.8.4.4 **os\_status osQueueDeleteUnsafe ( os\_queue\_handle *que\_handle* )**

Deletes the given queue from the system (unsafe version).

## Queues API

Parameters

in	<i>que_handle</i>	- The queue handle.
----	-------------------	---------------------

Return values

<i>OS_SUCCESS</i>	- The queue was successfully deleted.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

### 2.8.4.5 **os\_status osQueueReset ( os\_queue\_handle *que\_handle* )**

empty the given queue.

Parameters

in	<i>que_handle</i>	- The queue handle.
----	-------------------	---------------------

Return values

<i>OS_SUCCESS</i>	- The queue was successfully reset.
-------------------	-------------------------------------

### 2.8.4.6 **os\_status osQueueResetUnsafe ( os\_queue\_handle *que\_handle* )**

empty the given queue (unsafe version).

Parameters

in	<i>que_handle</i>	- The queue handle.
----	-------------------	---------------------

Return values

<i>OS_SUCCESS</i>	- The queue was successfully reset.
-------------------	-------------------------------------

Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

#### 2.8.4.7 `os_status osQueueEnqueue ( os_queue_handle que_handle, uint32_t value )`

Inserts a value to the queue.

Parameters

in	<i>que_handle</i>	- The queue handle.
in	<i>value</i>	- The value to insert to the queue.

Return values

<i>OS_SUCCESS</i>	- The value was successfully inserted.
<i>OS_ERR_Q_FULL</i>	- The queue is full; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

#### 2.8.4.8 `os_status osQueueUnsafeEnqueue ( os_queue_handle que_handle, uint32_t value )`

Inserts a value to the queue (unsafe version).

Parameters

in	<i>que_handle</i>	- The queue handle.
in	<i>value</i>	- The value to insert to the queue.

Return values

<i>OS_SUCCESS</i>	- The value was successfully inserted.
<i>OS_ERR_Q_FULL</i>	- The queue is full; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

#### 2.8.4.9 `os_status osQueueHeadEnqueue ( os_queue_handle que_handle, uint32_t value )`

Inserts a value to the front of queue.

## Queues API

Parameters

in	<i>que_handle</i>	- The queue handle.
in	<i>value</i>	- The value to insert to the queue.

Return values

<i>OS_SUCCESS</i>	- The value was successfully inserted.
<i>OS_ERR_Q_FULL</i>	- The queue is full; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

### **2.8.4.10 `os_status osQueueUnsafeHeadEnqueue ( os_queue_handle que_handle, uint32_t value )`**

Inserts a value to the front of queue (unsafe version).

Parameters

in	<i>que_handle</i>	- The queue handle.
in	<i>value</i>	- The value to insert to the queue.

Return values

<i>OS_SUCCESS</i>	- The value was successfully inserted.
<i>OS_ERR_Q_FULL</i>	- The queue is full; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

### **2.8.4.11 `os_status osQueueDequeue ( os_queue_handle que_handle, uint32_t * value )`**

Removes the first value from the queue.

Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Receives the first value in the queue.

Return values

<i>OS_SUCCESS</i>	- The first value was successfully removed.
<i>OS_ERR_Q_EMPTY</i>	- The queue is empty; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

#### 2.8.4.12 **os\_status osQueueUnsafeDequeue ( os\_queue\_handle *que\_handle*, uint32\_t \* *value* )**

Removes the first value from the queue (unsafe version).

Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Receives the first value in the queue.

Return values

<i>OS_SUCCESS</i>	- The first value was successfully removed.
<i>OS_ERR_Q_EMPTY</i>	- The queue is empty; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

#### 2.8.4.13 **os\_status osQueuePeek ( os\_queue\_handle *que\_handle*, uint32\_t \* *value* )**

Queries the first value in the queue without removing it.

## Queues API

Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Receives the first value in the queue.

Return values

<i>OS_SUCCESS</i>	- The first value was successfully removed.
<i>OS_ERR_Q_EMPTY</i>	- The queue is empty; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

### 2.8.4.14 **os\_status osQueueTailDequeue ( os\_queue\_handle *que\_handle*, uint32\_t \* *value* )**

Removes the last value from the queue.

Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Receives the last value in the queue.

Return values

<i>OS_SUCCESS</i>	- The first value was successfully removed.
<i>OS_ERR_Q_EMPTY</i>	- The queue is empty; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

### 2.8.4.15 **os\_status osQueueUnsafeTailDequeue ( os\_queue\_handle *que\_handle*, uint32\_t \* *value* )**

Removes the last value from the queue (unsafe version).

Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Receives the last value in the queue.

Return values

<i>OS_SUCCESS</i>	- The first value was successfully removed.
<i>OS_ERR_Q_EMPTY</i>	- The queue is empty; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

#### 2.8.4.16 **os\_queue\_status osQueueStatus ( os\_queue\_handle *que\_handle* )**

Queries the status of the queue (empty, full, etc.).

Parameters

in	<i>que_handle</i>	- The queue handle.
----	-------------------	---------------------

Returns

The queue status ([OS\\_QUEUE\\_EMPTY](#), [OS\\_QUEUE\\_MIDDLE](#), [OS\\_QUEUE\\_FULL](#)); if the queue was not created, OS\_QUEUE\_EMPTY will be returned.

#### 2.8.4.17 **os\_queue\_status osQueueUnsafeStatus ( os\_queue\_handle *que\_handle* )**

Queries the status of the queue (unsafe version). Use this function when you can be sure that the queue object cannot be accessed from any other source.

Parameters

in	<i>que_handle</i>	- The queue handle.
----	-------------------	---------------------

Returns

The queue status ([OS\\_QUEUE\\_EMPTY](#), [OS\\_QUEUE\\_MIDDLE](#), [OS\\_QUEUE\\_FULL](#)); if the queue was not created, OS\_QUEUE\_EMPTY will be returned.

Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

## Queues API

### 2.8.4.18 `os_status osQueueFind ( os_queue_handle * que_handle, bool shared )`

Finds the first available queue number.

Parameters

out	<i>que_handle</i>	- Receives the available queue number, or NULL if no queue is available.
in	<i>shared</i>	- Set to TRUE to find an available shared queue, or FALSE for a regular queue.

Return values

<i>OS_SUCCESS</i>	- Found an available queue.
<i>OS_ERR_Q_UNAVAILABLE</i>	- No queue is available.

### 2.8.4.19 `os_status osQueueEnqueueMultiple ( os_queue_handle que_handle, uint32_t * value )`

Inserts a value to the queue.

Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Pointer to an array of values to insert to queue

Return values

<i>OS_SUCCESS</i>	- The value was successfully inserted.
<i>OS_ERR_Q_FULL</i>	- The queue is full; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

### 2.8.4.20 `os_status osQueueUnsafeEnqueueMultiple ( os_queue_handle que_handle, uint32_t * value )`

Inserts a multiple value to the queue (unsafe version).

## Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Pointer to an array of values to insert to queue

## Return values

<i>OS_SUCCESS</i>	- The value was successfully inserted.
<i>OS_ERR_Q_FULL</i>	- The queue is full; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

## Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

#### 2.8.4.21 **os\_status osQueueDequeueMultiple ( os\_queue\_handle *que\_handle*, uint32\_t \* *value* )**

Removes the first value from the queue.

## Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Receives the first value in the queue.

## Return values

<i>OS_SUCCESS</i>	- The first value was successfully removed.
<i>OS_ERR_Q_EMPTY</i>	- The queue is empty; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

#### 2.8.4.22 **os\_status osQueueUnsafeDequeueMultiple ( os\_queue\_handle *que\_handle*, uint32\_t \* *value* )**

Removes the first value from the queue (unsafe version).

## Queues API

Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>value</i>	- Receives the first value in the queue.

Return values

<i>OS_SUCCESS</i>	- The first value was successfully removed.
<i>OS_ERR_Q_EMPTY</i>	- The queue is empty; operation failed.
<i>OS_ERR_Q_NOT_CREATED</i>	- The queue was not created, or it was already deleted.

Warning

Use this function when you can be sure that the queue object cannot be accessed from any other source.

### 2.8.4.23 **os\_queue\_shared osQueueShared ( os\_queue\_handle *que\_handle* )**

Queries the status of the queue (shared, private)

Parameters

in	<i>que_handle</i>	- The queue handle.
----	-------------------	---------------------

Returns

The queue status (OS\_QUEUE\_PRIVATE, OS\_QUEUE\_SHARED).

### 2.8.4.24 **os\_status osQueueSize ( os\_queue\_handle *que\_handle*, uint32\_t \* *size* )**

Returns the maximum number of elements allowed in the queue

Parameters

in	<i>que_handle</i>	- The queue handle.
out	<i>size</i>	- The size of the queue.

Return values

<i>OS_SUCCESS</i>	- The size was returned successfully.
<i>OS_ERR_Q_EMPTY</i>	- The queue was not created.

#### 2.8.4.25 **os\_status osQueueMultipleSize ( os\_queue\_handle *que\_handle*, uint32\_t \* *size* )**

Returns the maximum number of elements allowed in the multiple queue

Parameters

<i>in</i>	<i>que_handle</i>	- The queue handle.
<i>out</i>	<i>size</i>	- The size of the queue.

Return values

<i>OS_SUCCESS</i>	- The size was returned successfully.
<i>OS_ERR_Q_EMPTY</i>	- The queue was not created.

#### 2.8.4.26 **os\_status osQueueMultipleNum ( os\_queue\_handle *que\_handle*, uint32\_t \* *num* )**

Returns the size of each element in the multiple queue in 32 bits

Parameters

<i>in</i>	<i>que_handle</i>	- The queue handle.
<i>out</i>	<i>num</i>	- The size of the queue.

Return values

<i>OS_SUCCESS</i>	- The size was returned successfully.
<i>OS_ERR_Q_EMPTY</i>	- The queue was not created.

## 2.9 Frames API

### 2.9.1 Overview

SmartDSP OS implementation of data frames.

Frames and frame pools are used (primarily) with the BIO module to perform I/O operations through frame/cell interfaces.

## Frames API

### Data Structures

- struct `os_frames_pool_t`
- struct `os_frame_t`

### Macros

- `#define FRAME_NONE (-1)`
- `#define GET_MAX_BUFFER_SIZE(frame) (frame->data_part->block_size)`
- `#define osFrameBufferNew(frame) ((uint8_t *)osMemBlockSyncGet((frame)->data_part))`
- `#define osFrameBufferFree(frame, data) osMemBlockSyncFree((frame)->data_part, (void *)data)`
- `#define osFrameInfoGet(frame) ((frame)->info)`
- `#define osFrameInfoSet(frame, owner_info) { (frame)->info = (uint32_t)(owner_info); }`
- `#define osFrameRefCntInc(frame) { frame->ref_count++; }`
- `#define osFrameRefCntDec(frame) { frame->ref_count--; }`
- `#define osFrameRefCntGet(frame) (frame->ref_count)`
- `#define osFrameRefCntSet(frame, count) { OS_ASSERT_COND((count) > 0); frame->ref_count = (count); }`
- `#define osFrameDataPartGet(frame) ((os_mem_part_t*)frame->data_part)`
- `#define osFrameLengthGet(frame) ((frame)->ctrl.buffers[0].data_length - (frame)->ctrl.buffers[0].offset)`
- `#define osFrameLengthSet(frame, length) { (frame)->ctrl.buffers[0].data_length = (uint32_t)((length) + (frame)->ctrl.buffers[0].offset); }`
- `#define osFrameOffsetGet(frame) osFrameBufferOffsetGet((frame), 0)`
- `#define osFrameOffsetBuffer(frame, buffer)`
- `#define osFrameTotalBuffers(frame) ((frame)->total)`
- `#define osFrameExpansionGet(frame) ((void *)&((frame)->ctrl.buffers[((frame)->total == 1) ? 1 : ((frame)->total + 1)]))`
- `#define osFrameExpansionSize(frame) ((frame)->expansion)`
- `#define osFrameSingleBufferGet(frame, length) osFrameBufferGet((frame), (length), NULL)`
- `#define osFrameSingleBufferSet(frame, data, length) osFrameBufferSet((frame), (data), (length), 0)`
- `#define osFramePoolNumBuffersGet(frame_pool) ((frame_pool)->buffers_per_frame)`

### Functions

- `os_frames_pool_t * osFramePoolCreate (uint16_t total_frames, uint8_t buffers_per_frame, uint16_t frame_expansion, uint32_t frame_offset, os_mem_type mem_type)`
- `os_frame_t * osFrameGet (os_frames_pool_t *frames_pool, os_mem_part_t *data_mem_part)`
- `void osFrameRelease (os_frame_t *frame)`
- `int32_t osFrameBufferOffsetGet (os_frame_t *frame, uint8_t index)`
- `INLINE uint8_t * osFrameBufferOffsetSet (os_frame_t *frame, int8_t index, int32_t header_length)`
- `uint8_t osFrameUsedBuffers (os_frame_t *frame)`
- `uint8_t * osFrameBufferGet (os_frame_t *frame, uint32_t *length, int8_t *index)`
- `uint8_t * osFrameDataStart (os_frame_t *frame)`
- `uint8_t * osFrameBufferSet (os_frame_t *frame, uint8_t *data, uint32_t length, int8_t index)`
- `int8_t osFrameBufferAppend (os_frame_t *frame, uint8_t *data, uint32_t length)`
- `int8_t osFrameBufferPrepend (os_frame_t *frame, uint8_t *data, uint32_t length)`
- `uint8_t * osFrameHeadBufferRemove (os_frame_t *frame)`

- `uint8_t * osFrameTailBufferRemove (os_frame_t *frame)`
- `INLINE uint8_t * osFrameHeaderPush (os_frame_t *frame, uint32_t header_length)`
- `INLINE uint8_t * osFrameHeaderPop (os_frame_t *frame, uint32_t header_length)`
- `INLINE uint8_t * osFrameBufferSetWithOffset (os_frame_t *frame, uint8_t *data, uint32_t length, uint32_t offset)`
- `os_status osFrameTailRemove (os_frame_t *frame, uint32_t length)`
- `os_status osFrameTailAppend (os_frame_t *frame, uint32_t length)`
- `void osFrameDuplicate (os_frame_t *src_frame, os_frame_t *dst_frame)`
- `INLINE void osFrameCopyToMem (os_frame_t *frame, uint8_t *mem)`
- `INLINE os_status osFrameLldHeaderVerify (os_frame_t *frame, uint32_t header_length)`

## 2.9.2 Data Structure Documentation

### 2.9.2.1 struct os\_frames\_pool\_t

Frames pool.

The frames pool is required for dynamic allocation and release of frames. The application should not create static instances of this structure, but use `osFramePoolCreate()` to get a pointer to an initialized frames pool.

The frames pool creates a bank of frames with identical attributes (mainly, number of buffers per frame). These frames should be accessed only through `osFrameGet()` and `osFrameFree()`.

Warning

The application must not modify the contents of this structure.

### Data Fields

- `os_mem_part_t * frames_part`
- `uint8_t buffers_per_frame`
- `uint8_t frame_expansion`
- `uint32_t init_frame_offset`
- `void *(* f_MemBlockGet )(os_mem_part_t *mem_part)`
- `void(* f_MemBlockFree )(os_mem_part_t *mem_part, void *addr)`

#### 2.9.2.1.1 Field Documentation

##### 2.9.2.1.1.1 `os_mem_part_t* os_frames_pool_t::frames_part`

Pointer to a memory partition.

##### 2.9.2.1.1.2 `uint8_t os_frames_pool_t::buffers_per_frame`

Total number of buffers per frame.

## Frames API

### 2.9.2.1.1.3 `uint8_t os_frames_pool_t::frame_expansion`

The expansion size of each frame.

### 2.9.2.1.1.4 `uint32_t os_frames_pool_t::init_frame_offset`

Number of bytes reserved for LLD upon frame creation.

### 2.9.2.1.1.5 `void*(* os_frames_pool_t::f_MemBlockGet)(os_mem_part_t *mem_part)`

Frame allocation function pointer.

### 2.9.2.1.1.6 `void(* os_frames_pool_t::f_MemBlockFree)(os_mem_part_t *mem_part, void *addr)`

Frame deletion function pointer.

## 2.9.2.2 `struct os_frame_t`

Data frame structure.

The frame structure is used for holding frame-oriented data (an alternative notion may be "cell" or "packet"). A frame may contain a variable number of buffers for holding the data, but this number must be set before using the frame (when the frames pool is created).

The frame structure is much faster and efficient when using single-buffer frames. But, you can create frame pools with different number of buffers. If you are using ONLY single-buffer frames in your application, it is recommended to define FRAME\_SINGLE\_BUFFER\_ONLY before including smartdsp\_os.h. This would let your application use a faster implementation of the frames functions. There is no error checking in this case, so it is recommended to define it only after the application is stable.

A frame can contain a 32-bits value that represents the user's information (usually an index or a pointer to some other user's information structure). You can access this information using `osFrameInfoSet()` and `osFrameInfoGet()`.

In addition, the frame structure can be expanded to any size, in case additional information (besides the buffers) is required. The expansion size is defined when the frames pool is created. You can call `osFrameExpansionGet()` to get a pointer to the expanded area, and `osFrameExpansionSize()` to get the size of the expanded area.

Because of the frame structure's dynamic nature, it should be accessed only through a frames pool.

### Warning

The size of the frame structure is dynamic, and depends on the number of data buffers in the frame and the expansion size. You must not use a straight-forward array of frames, and not even a single frame instance. Instead, you should create a frames pool for allocating and deleting frames.

**NOTE:** The frame structure is extended according to the maximum number of buffers in the frame and the expansion area of the frame. Do not use `sizeof(os_frame_t)` in your calculations!

## Data Fields

- `os_frames_pool_t * frames_pool`
- `uint32_t info`
- `uint16_t total`
- `uint8_t expansion`
- `uint8_t ref_count`
- `os_mem_part_t * data_part`
- `void * lld_channel_handle`
- `uint32_t total_length`
- `int32_t total_offset`
- `uint8_t used`
- `uint8_t first`
- `uint8_t last`
- struct {
  - `uint32_t total_length`
  - `int32_t total_offset`
  - `uint8_t used`
  - `uint8_t first`
  - `uint8_t last`}
- `mbf`
- `uint32_t data_length`
- `int32_t offset`
- `uint8_t * data`
- struct {
  - `uint32_t data_length`
  - `int32_t offset`
  - `uint8_t * data`}
- `buffers [1]`

### 2.9.2.2.1 Field Documentation

#### 2.9.2.2.1.1 `os_mem_part_t* os_frame_t::data_part`

Memory partition for data buffer.

#### 2.9.2.2.1.2 `void* os_frame_t::lld_channel_handle`

LLD handler for buffers management.

#### 2.9.2.2.1.3 `os_frames_pool_t* os_frame_t::frames_pool`

Backward reference to frame pool.

#### 2.9.2.2.1.4 `uint32_t os_frame_t::info`

Owner's custom information.

## Frames API

### **2.9.2.2.1.5 uint16\_t os\_frame\_t::total**

Total number of buffers in frame.

### **2.9.2.2.1.6 uint8\_t os\_frame\_t::expansion**

Size (in bytes) of the optional frame's expansion.

### **2.9.2.2.1.7 uint8\_t os\_frame\_t::ref\_count**

Reference counter.

### **2.9.2.2.1.8 uint32\_t os\_frame\_t::total\_length**

Total length of data, in bytes (includes data and offset).

### **2.9.2.2.1.9 int32\_t os\_frame\_t::total\_offset**

Total length of reserved header size.

### **2.9.2.2.1.10 uint8\_t os\_frame\_t::used**

Number of used buffers in frame.

### **2.9.2.2.1.11 uint8\_t os\_frame\_t::first**

Index of first buffer in frame.

### **2.9.2.2.1.12 uint8\_t os\_frame\_t::last**

Index of last buffer in frame.

### **2.9.2.2.1.13 struct { ... } os\_frame\_t::mbf**

Multi-buffer frame management.

### **2.9.2.2.1.14 uint32\_t os\_frame\_t::data\_length**

Length of data block, in bytes.

### **2.9.2.2.1.15 int32\_t os\_frame\_t::offset**

Reserved header size.

When negative, space is taken from init\_frame\_offset

### **2.9.2.2.1.16 uint8\_t\* os\_frame\_t::data**

Pointer to the data block.

**2.9.2.2.1.17 struct { ... } os\_frame\_t::buffers[1]**

Dynamic array of data buffers.

**2.9.3 Macro Definition Documentation****2.9.3.1 #define FRAME\_NONE (-1)**

Error code for some frame functions.

**2.9.3.2 #define GET\_MAX\_BUFFER\_SIZE( *frame* ) (frame->data\_part->block\_size)**

Returns the maximal capacity of the frame's buffers

Parameters

in	<i>frame</i>	- Pointer to the frame
----	--------------	------------------------

Returns

Size of frame's buffers (in bytes)

**2.9.3.3 #define osFrameBufferNew( *frame* ) ((uint8\_t \*)osMemBlockSyncGet((frame)->data\_part))**

Allocates a new data buffer from the frame's buffers pool.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

Pointer to the allocated buffer; NULL if no buffer is available.

**2.9.3.4 #define osFrameBufferFree( *frame*, *data* ) osMemBlockSyncFree((frame)->data\_part, (void \*)(*data*))**

Releases a frame's buffer back to the frame's buffers pool.

## Frames API

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>data</i>	- The data buffer to delete.

### 2.9.3.5 #define osFrameInfoGet( *frame* ) ((*frame*)>info)

Gets the user's information from the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

The user's information (uint32\_t).

### 2.9.3.6 #define osFrameInfoSet( *frame*, *owner\_info* ) { (*frame*)>info = (uint32\_t)(*owner\_info*); }

Sets the user's information to the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>owner_info</i>	- User's information (uint32_t).

### 2.9.3.7 #define osFrameRefCntInc( *frame* ) { *frame*->ref\_count++; }

Increment the frame's reference counter.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

### 2.9.3.8 #define osFrameRefCntDec( *frame* ) { *frame*->ref\_count--; }

Decrement the frame's reference counter.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

### 2.9.3.9 #define osFrameRefCntGet( *frame* ) ( *frame*->ref\_count )

Gets the frame's reference counter.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

### 2.9.3.10 #define osFrameRefCntSet( *frame*, *count* ) { OS\_ASSERT\_COND((*count*) > 0); *frame*->ref\_count = (*count*); }

Gets the frame's reference counter.

Parameters

in	<i>frame</i>	- Pointer to the frame
in	<i>count</i>	- New reference count value (higher than 0)

Warning

Setting the reference count directly is not the recommended way; you should use [osFrameRefCntInc\(\)](#) or [osFrameRefCntDec\(\)](#) in the general use-case

### 2.9.3.11 #define osFrameDataPartGet( *frame* ) ((os\_mem\_part\_t\*)*frame*->data\_part)

Gets memory partition of frame's buffers

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

Pointer to the memory partition of frame's buffers

## Frames API

**2.9.3.12 #define osFrameLengthGet( *frame* ) ((*frame*)>ctrl.buffers[0].data\_length - (*frame*)>ctrl.buffers[0].offset)**

Gets the total length of the frame's data.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

The total length of the frame's data (in bytes).

**2.9.3.13 #define osFrameLengthSet( *frame*, *length* ) { (*frame*)>ctrl.buffers[0].data\_length = (uint32\_t)((*length*) + (*frame*)>ctrl.buffers[0].offset); }**

Sets the total length of the frame's data.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>length</i>	- The total length of the frame's data (uint32_t).

Warning

Refrain from using this with multi-buffer frames, because it does not perform checks on the number of buffers after the change.

**2.9.3.14 #define osFrameOffsetGet( *frame* ) osFrameBufferOffsetGet(*frame*, 0)**

Gets the size of the frame's first buffer reserved header space

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

The size of the frame's first buffer reserved header (in bytes).

### 2.9.3.15 #define osFrameOffsetBuffer( *frame*, *buffer* )

**Value:**

```
(uint8_t *) ((buffer) + ((frame)->total == 1) ? (frame)->ctrl.buffers[0].offset : \
                                         (frame)->ctrl.buffers[(frame)->ctrl.mbf.first+1].offset)
)
```

Offsets a given buffer with the frame's first offset (reserved header size). You can use this macro to get the correct position to fill a new buffer (returned by [osFrameBufferNew\(\)](#)) before adding it as the first (or only) buffer in the frame. Note the example below:

```
uint8_t *buffer = osFrameBufferNew(frame);
uint8_t *data1 = osFrameOffsetBuffer(frame, buffer);
uint8_t *data2 = (uint8_t *) (buffer + osFrameOffsetGet(frame));
OS_ASSERT_COND(data1 == data2);
```

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>buffer</i>	- Pointer to a buffer.

Returns

A pointer to the data position in the buffer (after the offset).

### 2.9.3.16 #define osFrameTotalBuffers( *frame* ) ((frame)->total)

Gets the total number of buffers (used or unused) in the frame.

## Frames API

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

The total number of buffers in the frame.

**2.9.3.17 #define osFrameExpansionGet( *frame* ) ((void \*)&((frame)->ctrl.buffers[((frame)->total == 1) ? 1 : ((frame)->total + 1)]))**

Gets a pointer to the expansion area of the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

A pointer to the expansion area of the frame.

Warning

This function does not verify that the frame contains an expansion area - it is the responsibility of the user. You can check the expansion size with [osFrameExpansionSize\(\)](#).

**2.9.3.18 #define osFrameExpansionSize( *frame* ) ((frame)->expansion)**

Gets the size of the expansion area of the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

The size (in bytes) of the expansion area of the frame.

**2.9.3.19 #define osFrameSingleBufferGet( *frame*, *length* ) osFrameBufferGet((frame), (*length*), NULL)**

Macro for calling [osFrameBufferGet\(\)](#) on a single-buffer frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
out	<i>length</i>	- Receives the length of the buffer (in bytes).

Returns

The requested buffer; NULL if not valid.

**2.9.3.20 #define osFrameSingleBufferSet( *frame*, *data*, *length* ) osFrameBufferSet((*frame*), (*data*), (*length*), 0)**

Macro for calling [osFrameBufferSet\(\)](#) on a single-buffer frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>data</i>	- The data buffer to set.
in	<i>length</i>	- The length of the data buffer (in bytes).

Returns

The previous data buffer. If this is a valid buffer (not NULL), it must be freed using [osFrameBufferFree\(\)](#).

**2.9.3.21 #define osFramePoolNumBuffersGet( *frame\_pool* ) ((*frame\_pool*)->buffers\_per\_frame)**

Gets the max number of buffers per frame in the frame pool.

Parameters

in	<i>frame_pool</i>	- Pointer to the frame pool.
----	-------------------	------------------------------

Returns

Maximal number of buffers per frame.

## Frames API

### 2.9.4 Function Documentation

#### 2.9.4.1 `os_frames_pool_t* osFramePoolCreate ( uint16_t total_frames, uint8_t buffers_per_frame, uint16_t frame_expansion, uint32_t frame_offset, os_mem_type mem_type )`

Creates a pool of frames with the given attributes.

This function creates a bank of frames with identical attributes (number of buffers per frame, and expansion size). The frames must be accessed only through `osFrameGet()` and `osFrameFree()`.

Parameters

in	<i>total_frames</i>	- Required number of frames in the pool.
in	<i>buffers_per_↔ frame</i>	- Maximum number of buffers per frame.
in	<i>frame_↔ expansion</i>	- Expansion size for the frames (in bytes).
in	<i>frame_offset</i>	- Reserved header size for the frames (in bytes).
in	<i>mem_type</i>	- Memory type (local, shared, etc.) for the pool (NOT the frames' data buffers).

Returns

Pointer to the initialized frames pool; NULL if not enough memory is available.

#### 2.9.4.2 `os_frame_t* osFrameGet ( os_frames_pool_t * frames_pool, os_mem_part_t * data_mem_part )`

Allocates an empty frame from a frames pool.

Parameters

in	<i>frames_pool</i>	- Pointer to an initialized frames pool.
in	<i>data_mem_↔ part</i>	- Pointer to the buffers pool for the frame (an initialized memory partition).

Returns

Pointer to the allocated frame; NULL if no frame is available.

#### 2.9.4.3 void osFrameRelease ( os\_frame\_t \* *frame* )

Releases a frame back to the frames pool.

This function will decrement the frame's reference counter. If the counter reaches 0, the frame and all valid buffers of the frame are released.

Parameters

in	<i>frame</i>	- Pointer to the frame to delete.
----	--------------	-----------------------------------

#### 2.9.4.4 int32\_t osFrameBufferOffsetGet ( os\_frame\_t \* *frame*, uint8\_t *index* )

Gets the size of the frame's reserved header space (offset) in the specified buffer. When working with single-buffer frames the reserved header space (offset) of the first and only buffer will be returned.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>index</i>	- The index of the buffer for the requested offset.

Returns

The size of the frame's reserved header (in bytes).

#### 2.9.4.5 INLINE uint8\_t\* osFrameBufferOffsetSet ( os\_frame\_t \* *frame*, int8\_t *index*, int32\_t *header\_length* )

Sets the size of the frame's specified buffer reserved header space

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>index</i>	- Index of the buffer which should be modified.
in	<i>header_length</i>	- The length (in bytes) to set as a header (offset).

Returns

A pointer to the new data position in the specified buffer

## Frames API

### 2.9.4.6 **uint8\_t osFrameUsedBuffers ( os\_frame\_t \* *frame* )**

Gets the number of used (valid) buffers in the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

The number of used (valid) buffers in the frame.

#### 2.9.4.7 `uint8_t* osFrameBufferGet ( os_frame_t * frame, uint32_t * length, int8_t * index )`

Gets a data buffer from the frame, according to the given index.

Parameters

in	<i>frame</i>	- Pointer to the frame.
out	<i>length</i>	- Receives the length of the buffer (in bytes).
out	<i>index</i>	- Pointer to the index of the requested buffer. When the function returns, the pointer will receive the index of the next available buffer (FRAM←E_NONE if there are no more valid buffers).

Returns

The requested buffer; NULL if index is not valid.

Warning

Do not free the buffer that is returned by this function. You can only free buffers that are returned by [osFrameBufferSet\(\)](#), [osFrameHeadBufferRemove\(\)](#) or [osFrameTailBufferRemove\(\)](#).

#### 2.9.4.8 `uint8_t* osFrameDataStart ( os_frame_t * frame )`

Returns a pointer to the first data byte (in the first buffer).

The first data buffer may contain a reserved header space (offset) before the actual data. To reserve a header size, you should specify the frame offset when creating the frames pool. You can then push and pop headers to that reserved size using [osFrameHeaderPush\(\)](#) and [osFrameHeaderPop\(\)](#).

## Frames API

### Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

### Returns

A pointer to the first data byte in the first buffer.

### 2.9.4.9 `uint8_t* osFrameBufferSet ( os_frame_t * frame, uint8_t * data, uint32_t length, int8_t index )`

Replaces an existing data buffer at the specified index.

For single-buffer frames, this function can be used even if the frame is empty. For multi-buffer frames, you should use the [osFrameBufferAppend\(\)](#) to add the first buffer to the frame. If the index already contains a data buffer, the old buffer will be returned to the user.

### Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>data</i>	- The data buffer to set.
in	<i>length</i>	- The length of the data buffer (in bytes).
in	<i>index</i>	- The buffer's index in the frame.

### Returns

The previous data buffer at the given index. If this is a valid buffer (not NULL), it must be freed using [osFrameBufferFree\(\)](#).

### Warning

This function does not modify the offset, if you want to modify the offset call OsFrameOffsetSet() after calling this function.

### 2.9.4.10 `int8_t osFrameBufferAppend ( os_frame_t * frame, uint8_t * data, uint32_t length )`

Adds a new data buffer after the last buffer of the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>data</i>	- The data buffer.
in	<i>length</i>	- The length of the data (in bytes).

Returns

Number of used buffers in the frame after the operation; FRAME\_NONE if the buffer cannot be added.

#### 2.9.4.11 int8\_t osFrameBufferPrepend ( *os\_frame\_t \* frame, uint8\_t \* data, uint32\_t length* )

Adds a new data buffer before the first buffer of the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>data</i>	- The data buffer.
in	<i>length</i>	- The length of the data (in bytes).

Returns

Number of used buffers in the frame after the operation; FRAME\_NONE if the buffer cannot be added.

#### 2.9.4.12 uint8\_t\* osFrameHeadBufferRemove ( *os\_frame\_t \* frame* )

Removes the first data buffer from the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

The first data buffer in the frame; NULL if no buffers exist. This buffer must be freed using [osFrameBufferFree\(\)](#).

## Frames API

### 2.9.4.13 `uint8_t* osFrameTailBufferRemove ( os_frame_t * frame )`

Removes the last data buffer from the frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

Returns

The last data buffer in the frame; NULL if no buffers exist. This buffer must be freed using [osFrameBufferFree\(\)](#).

#### 2.9.4.14 **INLINE uint8\_t\* osFrameHeaderPush ( os\_frame\_t \* *frame*, uint32\_t *header\_length* )**

Adds a given size to the frame header in the first buffer.

To reserve a header size (in the first buffer only), you should specify the frame offset when creating the frames pool. You can push headers to that reserved size, but you cannot exceed it.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>header_length</i>	- The length (in bytes) to add as a header.

Returns

A pointer to the new position of the first data byte.

#### 2.9.4.15 **INLINE uint8\_t\* osFrameHeaderPop ( os\_frame\_t \* *frame*, uint32\_t *header\_length* )**

Subtracts a given size from the frame header in the first buffer.

To reserve a header size (in the first buffer only), you should specify the frame offset when creating the frames pool. You can pop headers from that first buffer, but you must not exceed the length of the buffer.

Parameters

in	<i>frame</i>	- Pointer to the frame.
----	--------------	-------------------------

## Frames API

in	<i>header_length</i>	- The length (in bytes) to remove from the header.
----	----------------------	--

### Returns

A pointer to the new position of the first data byte.

### 2.9.4.16 **INLINE uint8\_t\* osFrameBufferSetWithOffset ( os\_frame\_t \* *frame*, uint8\_t \* *data*, uint32\_t *length*, uint32\_t *offset* )**

Replaces the (only) data buffer and sets its data offset.

This function is available for single-buffer frames only. If the frame already contains a data buffer, the old buffer will be returned to the user.

### Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>data</i>	- The data buffer to set.
in	<i>length</i>	- The length of the data buffer (in bytes).
in	<i>offset</i>	- The data offset (header space) for the frame.

### Returns

The previous data buffer. If this is a valid buffer (not NULL), it must be freed using [osFrameBufferFree\(\)](#).

### Warning

This frame is available for single-buffer frames only. Use this function only if the buffers\_per\_frame in osFramePoolCreate equals 1.

### 2.9.4.17 **os\_status osFrameTailRemove ( os\_frame\_t \* *frame*, uint32\_t *length* )**

Removes data from the end of frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>length</i>	- Number bytes to chop

Returns

The last data buffer in the frame; NULL if no buffers exist. This buffer must be freed using [osFrameBufferFree\(\)](#).

#### 2.9.4.18 `os_status osFrameTailAppend ( os_frame_t * frame, uint32_t length )`

Appends data to the end of frame.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>length</i>	- Number of bytes to add

Returns

The last data buffer in the frame; NULL if no buffers exist. This buffer must be freed using [osFrameBufferFree\(\)](#).

#### 2.9.4.19 `void osFrameDuplicate ( os_frame_t * src_frame, os_frame_t * dst_frame )`

Duplicate the given frame including all buffers

Parameters

in	<i>src_frame</i>	- Pointer to the source frame.
in	<i>dst_frame</i>	- Pointer to the destination frame.

#### 2.9.4.20 `INLINE void osFrameCopyToMem ( os_frame_t * frame, uint8_t * mem )`

Copies frame data to continuous memory

## Clock API

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>mem</i>	- The data buffer to copy to.

Warning

*mem* should point at a memory location with enough space for [osFrameLengthGet\(\)](#) bytes

### 2.9.4.21 **INLINE os\_status osFrameLIdHeaderVerify ( os\_frame\_t \* *frame*, uint32\_t *header\_length* )**

Verifies the LLD gets 0 offset and enough header space.

Parameters

in	<i>frame</i>	- Pointer to the frame.
in	<i>header_length</i>	- The length (in bytes) to verify.

Returns

Status.

Warning

This function is not supported for Multi-Buffer frames

## 2.10 Clock API

### 2.10.1 Overview

#### Modules

- [B486x Clock API](#)

### 2.10.2 B486x Clock API

#### 2.10.2.1 Overview

API for reading the B486x Clock clock

## Macros

- #define `osCoreClockGet()` (`g_core_clock + 0`)
- #define `osPlatformClockGet()` (`g_platform_clock + 0`)
- #define `osSlowPeriphClockGet()` (`osPlatformClockGet() / 2`)

## Functions

- os\_status `b486xInitializeClocks` (float `clk_in`)

### 2.10.2.2 Macro Definition Documentation

#### 2.10.2.2.1 #define `osCoreClockGet( ) (g_core_clock + 0)`

Get the core frequency

Returns

Frequency [MHz]

#### 2.10.2.2.2 #define `osPlatformClockGet( ) (g_platform_clock + 0)`

Get the platform clock frequency

Returns

Frequency [MHz]

#### 2.10.2.2.3 #define `osSlowPeriphClockGet( ) (osPlatformClockGet() / 2)`

Get the slow system (peripherals) frequency

Returns

Frequency [MHz]

## Multi Core and Multi Device Management

### 2.10.2.3 Function Documentation

#### 2.10.2.3.1 `os_status b486xInitializeClocks ( float clk_in )`

Calculate the clock frequencies in the system

Called by the OS during `osInitialize()`. Can be called by the application if performed PLL relocking

Parameters

in	<code>clk_in</code>	- Frequency of the CLKIN [MHz].
----	---------------------	---------------------------------

Returns

`OS_SUCCESS` if successful

## 2.11 Multi Core and Multi Device Management

### 2.11.1 Overview

#### Modules

- [Spinlocks API](#)
- [Barriers API](#)
- [Intercore Messages](#)

### 2.11.2 Spinlocks API

#### 2.11.2.1 Overview

#### Modules

- [Spinlocks initialization functions](#)
- [Spinlocks runtime functions](#)
- [SC3900 Spinlocks with barriers API](#)

#### 2.11.2.2 Spinlocks initialization functions

##### 2.11.2.2.1 Overview

#### Functions

- void [osSpinLockDataStore](#) (`os_spinlock_handle *lock`)

- void **osSpinLockDataRelease** (os\_spinlock\_handle \*lock)
- **INLINE** void **osSpinLockInitialize** (os\_spinlock\_handle \*lock)
- **INLINE** void **osSpinLockDisable** (os\_spinlock\_handle \*lock)

### 2.11.2.2.2 Function Documentation

#### 2.11.2.2.2.1 void **osSpinLockDataStore** ( os\_spinlock\_handle \* *lock* )

Stores all spinlock handles for using in L1 defense feature.

Parameters

in	<i>lock</i>	- a pointer to spinlock handle.
----	-------------	---------------------------------

#### 2.11.2.2.2.2 void **osSpinLockDataRelease** ( os\_spinlock\_handle \* *lock* )

Release the spinlock from the L1 defense spinlock lists.

Parameters

in	<i>lock</i>	- a pointer to spinlock handle.
----	-------------	---------------------------------

#### 2.11.2.2.2.3 **INLINE** void **osSpinLockInitialize** ( os\_spinlock\_handle \* *lock* )

Initialize the lock and save its location for l1-defense purposes. Application should use this initialization also when recovering from warm reset mode 3.

Parameters

in	<i>lock</i>	- a pointer to spinlock handle.
----	-------------	---------------------------------

Don't call this function after recovering from warm reset modes 1 & 2.

#### 2.11.2.2.2.4 **INLINE** void **osSpinLockDisable** ( os\_spinlock\_handle \* *lock* )

Disable the lock and release the spinlock from the L1 defense spinlock lists.

Parameters

in	<i>lock</i>	- a pointer to spinlock handle.
----	-------------	---------------------------------

## Multi Core and Multi Device Management

### 2.11.2.3 Spinlocks runtime functions

#### 2.11.2.3.1 Overview

##### Macros

- #define `osSpinLockSwiftRelease(address)` `osSpinLockRelease(address)`
- #define `osSpinLockSwiftIrqRelease(address)` `osSpinLockIrqRelease(address)`
- #define `osSharedResourceLock(resource)` `osSpinLockIrqGet((os_spinlock_handle *)(resource))`
- #define `osSharedResourceUnlock(resource)` `osSpinLockIrqRelease((os_spinlock_handle *)(resource))`

##### Functions

- void `osSpinLockGet (os_spinlock_handle *address)`
- void `osSpinLockSwiftGet (os_spinlock_handle *address)`
- uint32\_t `osSpinLockTryGet (os_spinlock_handle *address)`
- uint32\_t `osSpinLockSwiftTryGet (os_spinlock_handle *address)`
- void `osSpinLockRelease (os_spinlock_handle *address)`
- void `osSpinLockIrqGet (os_spinlock_handle *address)`
- void `osSpinLockSwiftIrqGet (os_spinlock_handle *address)`
- void `osSpinLockIrqRelease (os_spinlock_handle *address)`

#### 2.11.2.3.2 Macro Definition Documentation

##### 2.11.2.3.2.1 #define `osSpinLockSwiftRelease( address ) osSpinLockRelease(address)`

Releases the given spinlock. No checking for OS\_GUARD\_DISABLE

Parameters

<code>in</code>	<code>address</code>	- Address upon which to apply atomic operations.
-----------------	----------------------	--

##### 2.11.2.3.2.2 #define `osSpinLockSwiftIrqRelease( address ) osSpinLockIrqRelease(address)`

Releases the given spinlock and then enables interrupts. No checking for OS\_GUARD\_DISABLE

Parameters

<code>in</code>	<code>address</code>	- Address upon which to apply atomic operations.
-----------------	----------------------	--

##### 2.11.2.3.2.3 #define `osSharedResourceLock( resource ) osSpinLockIrqGet((os_spinlock_handle *)(resource))`

Locks a protected structure.

## Multi Core and Multi Device Management

This function can be used on structures that contain a spinlock as their first field. In a multicore system it would acquire the spinlock and disable interrupts. In a single core system it would just disable interrupts.

## Multi Core and Multi Device Management

Parameters

in	<i>resource</i>	- Pointer to the resource that should be locked.
----	-----------------	--

Warning

The locked structure must have a spinlock (uint32\_t) as the first field in that structure.

### 2.11.2.3.2.4 #define osSharedResourceUnlock( *resource* ) osSpinLockIrqRelease(*(os\_spinlock\_handle \*)(resource)*)

Unlocks a protected structure.

This function can be used on structures that contain a spinlock as their first field. In a multicore system it would release the spinlock and enable interrupts. In a single core system it would just enable interrupts.

Parameters

in	<i>resource</i>	- Pointer to the resource that should be unlocked.
----	-----------------	--

Warning

The unlocked structure must have a spinlock (uint32\_t) as the first field in that structure.

## 2.11.2.3.3 Function Documentation

### 2.11.2.3.3.1 void osSpinLockGet ( *os\_spinlock\_handle \* address* )

Acquires the given spinlock (blocking operation). Ignored in single-core.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

### 2.11.2.3.3.2 void osSpinLockSwiftGet ( *os\_spinlock\_handle \* address* )

Acquires the given spinlock (blocking operation). No checking for OS\_GUARD\_DISABLE. Ignored in single-core.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

#### 2.11.2.3.3.3 uint32\_t osSpinLockTryGet ( **os\_spinlock\_handle \* address** )

Tries to acquire the given spinlock. Returns whether or not the spinlock is acquired (non-blocking operation). In single-core equals to OS\_SUCCESS.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

Return values

<i>O</i>	- Spinlock was not acquired.
<i>I</i>	- Spinlock was acquired successfully.

#### 2.11.2.3.3.4 uint32\_t osSpinLockSwiftTryGet ( **os\_spinlock\_handle \* address** )

Tries to acquire the given spinlock. Returns whether or not the spinlock is acquired (non-blocking operation). No checking for OS\_GUARD\_DISABLE. In single-core equals to OS\_SUCCESS.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

Return values

<i>O</i>	- Spinlock was not acquired.
<i>I</i>	- Spinlock was acquired successfully.

#### 2.11.2.3.3.5 void osSpinLockRelease ( **os\_spinlock\_handle \* address** )

Releases the given spinlock. Ignored in single-core.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

#### 2.11.2.3.3.6 void osSpinLockIrqGet ( **os\_spinlock\_handle \* address** )

Disables interrupts and then acquires the given spinlock (blocking operation). In single-core equals to [osHwiSwiftDisable\(\)](#).

## Multi Core and Multi Device Management

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

### 2.11.2.3.3.7 void osSpinLockSwiftIrqGet ( os\_spinlock\_handle \* *address* )

Disables interrupts and then acquires the given spinlock (blocking operation). No checking for OS\_GUARD\_DISABLE. In single-core equals to [osHwiSwiftDisable\(\)](#).

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

### 2.11.2.3.3.8 void osSpinLockIrqRelease ( os\_spinlock\_handle \* *address* )

Releases the given spinlock and then enables interrupts. In single-core equals to [osHwiSwiftEnable\(\)](#).

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

## 2.11.2.3.4 SC3900 Spinlocks with barriers API

### 2.11.2.3.4.1 Overview

API for SC3900 Spinlocks with integrated Barriers usage

#### Functions

- void [osSpinLockBarrierGet](#) (os\_spinlock\_handle \*address, uint32\_t cache\_policy)
- void [osSpinLockBarrierSwiftGet](#) (os\_spinlock\_handle \*address, uint32\_t cache\_policy)
- uint32\_t [osSpinLockBarrierTryGet](#) (os\_spinlock\_handle \*address, uint32\_t cache\_policy)
- uint32\_t [osSpinLockBarrierSwiftTryGet](#) (os\_spinlock\_handle \*address, uint32\_t cache\_policy)
- void [osSpinLockBarrierRelease](#) (os\_spinlock\_handle \*address, uint32\_t cache\_policy)
- void [osSpinLockBarrierIrqGet](#) (os\_spinlock\_handle \*address, uint32\_t cache\_policy)
- void [osSpinLockBarrierSwiftIrqGet](#) (os\_spinlock\_handle \*address, uint32\_t cache\_policy)
- void [osSpinLockBarrierIrqRelease](#) (os\_spinlock\_handle \*address, uint32\_t cache\_policy)
- void [osSpinLockNoBarrierGet](#) (os\_spinlock\_handle \*address)
- void [osSpinLockNoBarrierSwiftGet](#) (os\_spinlock\_handle \*address)
- uint32\_t [osSpinLockNoBarrierTryGet](#) (os\_spinlock\_handle \*address)
- uint32\_t [osSpinLockNoBarrierSwiftTryGet](#) (os\_spinlock\_handle \*address)
- void [osSpinLockNoBarrierRelease](#) (os\_spinlock\_handle \*address)
- void [osSpinLockNoBarrierIrqGet](#) (os\_spinlock\_handle \*address)
- void [osSpinLockNoBarrierSwiftIrqGet](#) (os\_spinlock\_handle \*address)
- void [osSpinLockNoBarrierIrqRelease](#) (os\_spinlock\_handle \*address)

#### 2.11.2.3.4.2 Function Documentation

**2.11.2.3.4.2.1 void osSpinLockBarrierGet ( os\_spinlock\_handle \* *address*, uint32\_t *cache\_policy* )**

Acquires the given spinlock (blocking operation). Ignored in single-core. Assert a load barrier to ensure chronological order.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
in	<i>cache_policy</i>	- Cache policy of the application. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CACHE↔D Cacheable in L1 and L2 cache

**2.11.2.3.4.2.2 void osSpinLockBarrierSwiftGet ( os\_spinlock\_handle \* *address*, uint32\_t *cache\_policy* )**

Acquires the given spinlock (blocking operation). No checking for OS\_GUARD\_DISABLE. Ignored in single-core. Assert a load barrier to ensure chronological order.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
in	<i>cache_policy</i>	- Cache policy of the application. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CACHE↔D Cacheable in L1 and L2 cache

**2.11.2.3.4.2.3 uint32\_t osSpinLockBarrierTryGet ( os\_spinlock\_handle \* *address*, uint32\_t *cache\_policy* )**

Tries to acquire the given spinlock. Returns whether or not the spinlock is acquired (non-blocking operation). In single-core equals to OS\_SUCCESS. Assert a load barrier to ensure chronological order.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
in	<i>cache_policy</i>	- Cache policy of the application. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CACHE↔D Cacheable in L1 and L2 cache

## Multi Core and Multi Device Management

Return values

<i>0</i>	- Spinlock was not acquired.
<i>1</i>	- Spinlock was acquired successfully.

### 2.11.2.3.4.2.4 `uint32_t osSpinLockBarrierSwiftTryGet ( os_spinlock_handle * address, uint32_t cache_policy )`

Tries to acquire the given spinlock. Returns whether or not the spinlock is acquired (non-blocking operation). No checking for OS\_GUARD\_DISABLE. In single-core equals to OS\_SUCCESS. Assert a load barrier to ensure chronological order.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
in	<i>cache_policy</i>	- Cache policy of the application. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CACHE↔D Cacheable in L1 and L2 cache

Return values

<i>0</i>	- Spinlock was not acquired.
<i>1</i>	- Spinlock was acquired successfully.

### 2.11.2.3.4.2.5 `void osSpinLockBarrierRelease ( os_spinlock_handle * address, uint32_t cache_policy )`

Releases the given spinlock. Ignored in single-core. Assert a store barrier to ensure chronological order.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
in	<i>cache_policy</i>	- Cache policy of the application. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CACHE↔D Cacheable in L1 and L2 cache

### 2.11.2.3.4.2.6 `void osSpinLockBarrierIrqGet ( os_spinlock_handle * address, uint32_t cache_policy )`

Disables interrupts and then acquires the given spinlock (blocking operation). In single-core equals to [osHwiSwiftDisable\(\)](#). Assert a load barrier to ensure chronological order.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
in	<i>cache_policy</i>	- Cache policy of the application. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CACHE↔D Cacheable in L1 and L2 cache

#### **2.11.2.3.4.2.7 void osSpinLockBarrierSwiftIrqGet ( os\_spinlock\_handle \* *address*, uint32\_t *cache\_policy* )**

Disables interrupts and then acquires the given spinlock (blocking operation). No checking for OS\_GU↔ARD\_DISABLE. In single-core equals to [osHwiSwiftDisable\(\)](#). Assert a load barrier to ensure chronological order.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
in	<i>cache_policy</i>	- Cache policy of the application. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CACHE↔D Cacheable in L1 and L2 cache

#### **2.11.2.3.4.2.8 void osSpinLockBarrierIrqRelease ( os\_spinlock\_handle \* *address*, uint32\_t *cache\_policy* )**

Releases the given spinlock and then enables interrupts. In single-core equals to [osHwiSwiftEnable\(\)](#). Assert a store barrier to ensure chronological order.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
in	<i>cache_policy</i>	- Cache policy of the application. options: NOT_CACHED Not cacheable in any level of cache. L1_CACHED Cacheable in L1 cache only L2_CACHED Cacheable in L2 cache only L1_L2_CACHE↔D Cacheable in L1 and L2 cache

#### **2.11.2.3.4.2.9 void osSpinLockNoBarrierGet ( os\_spinlock\_handle \* *address* )**

Acquires the given spinlock (blocking operation). Ignored in single-core.

## Multi Core and Multi Device Management

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

### **2.11.2.3.4.2.10 void osSpinLockNoBarrierSwiftGet ( os\_spinlock\_handle \* *address* )**

Acquires the given spinlock (blocking operation). No checking for OS\_GUARD\_DISABLE. Ignored in single-core.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

### **2.11.2.3.4.2.11 uint32\_t osSpinLockNoBarrierTryGet ( os\_spinlock\_handle \* *address* )**

Tries to acquire the given spinlock. Returns whether or not the spinlock is acquired (non-blocking operation). In single-core equals to OS\_SUCCESS.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

Return values

0	- Spinlock was not acquired.
1	- Spinlock was acquired successfully.

### **2.11.2.3.4.2.12 uint32\_t osSpinLockNoBarrierSwiftTryGet ( os\_spinlock\_handle \* *address* )**

Tries to acquire the given spinlock. Returns whether or not the spinlock is acquired (non-blocking operation). No checking for OS\_GUARD\_DISABLE. In single-core equals to OS\_SUCCESS.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

Return values

0	- Spinlock was not acquired.
1	- Spinlock was acquired successfully.

### **2.11.2.3.4.2.13 void osSpinLockNoBarrierRelease ( os\_spinlock\_handle \* *address* )**

Releases the given spinlock. Ignored in single-core.

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

#### **2.11.2.3.4.2.14 void osSpinLockNoBarrierIrqGet ( os\_spinlock\_handle \* *address* )**

Disables interrupts and then acquires the given spinlock (blocking operation). In single-core equals to [osHwiSwiftDisable\(\)](#).

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

#### **2.11.2.3.4.2.15 void osSpinLockNoBarrierSwiftIrqGet ( os\_spinlock\_handle \* *address* )**

Disables interrupts and then acquires the given spinlock (blocking operation). No checking for OS\_GU←ARD\_DISABLE. In single-core equals to [osHwiSwiftDisable\(\)](#).

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

#### **2.11.2.3.4.2.16 void osSpinLockNoBarrierIrqRelease ( os\_spinlock\_handle \* *address* )**

Releases the given spinlock and then enables interrupts. In single-core equals to [osHwiSwiftEnable\(\)](#).

Parameters

in	<i>address</i>	- Address upon which to apply atomic operations.
----	----------------	--

### **2.11.3 Barriers API**

#### **2.11.3.1 Overview**

Multicore barrier points synchronization API.

### **Modules**

- [SC3900 Spinlocks with barriers API](#)
- [Barriers runtime functions](#)
- [Barriers initialization functions](#)

## Data Structures

- struct [os\\_barrier\\_t](#)

### 2.11.3.2 Data Structure Documentation

#### 2.11.3.2.1 [struct os\\_barrier\\_t](#)

OS Synchronization Barrier Structure.

#### Data Fields

- [os\\_spinlock\\_handle guard](#)
- [uint8\\_t counter](#)
- [uint8\\_t height](#)
- [uint8\\_t comm\\_sensor](#)
- [uint8\\_t \\* sensors](#)
- [volatile uint8\\_t init\\_flag](#)

#### 2.11.3.2.1.1 Field Documentation

##### 2.11.3.2.1.1.1 [os\\_spinlock\\_handle os\\_barrier\\_t::guard](#)

Access synchronization element.

##### 2.11.3.2.1.1.2 [uint8\\_t os\\_barrier\\_t::counter](#)

Number of cores present.

##### 2.11.3.2.1.1.3 [uint8\\_t os\\_barrier\\_t::height](#)

Number of cores to wait for.

##### 2.11.3.2.1.1.4 [uint8\\_t os\\_barrier\\_t::comm\\_sensor](#)

Combined presence sensor.

##### 2.11.3.2.1.1.5 [uint8\\_t\\* os\\_barrier\\_t::sensors](#)

Senses each core's presence.

##### 2.11.3.2.1.1.6 [volatile uint8\\_t os\\_barrier\\_t::init\\_flag](#)

Initialization indicator (0/1).

### 2.11.3.3 Barriers runtime functions

#### 2.11.3.3.1 Overview

Multicore barrier points synchronization runtime functions.

#### Functions

- void [osCentralBarrierWait](#) (volatile os\_barrier\_t \*barrier)
- void [osCentralBarrierVerify](#) ()
- void [osWaitForAllCores](#) ()

#### 2.11.3.3.2 Function Documentation

##### 2.11.3.3.2.1 void [osCentralBarrierWait](#) ( volatile os\_barrier\_t \* *barrier* )

Waits on the given central barrier.

Waits for an amount of cores to reach the place in the code where this function is called. The amount of cores is set by the *num\_of\_cores* parameter of [osCentralBarrierInit\(\)](#).

Parameters

in	<i>barrier</i>	- Address of the central barrier to wait on.
----	----------------	--

Warning

You must first initialize the barrier using [osCentralBarrierInit\(\)](#).

##### 2.11.3.3.2.2 void [osCentralBarrierVerify](#) ( )

Releases the central barrier according To mode 1 of warm reset for using in L1 defense feature.

##### 2.11.3.3.2.3 void [osWaitForAllCores](#) ( )

Waits for all cores to reach the place in the code where this function is called.

This function uses an internal central barrier that is initialized when the synchronization module is initialized. There is no need to initialize an additional central barrier for this function. Ignored in single-core.

## Multi Core and Multi Device Management

### 2.11.3.4 Barriers initialization functions

#### 2.11.3.4.1 Overview

Multicore barrier points synchronization initialization functions.

#### Functions

- os\_status `osCentralBarrierInit` (`volatile os_barrier_t *barrier, uint8_t num_of_cores`)

#### 2.11.3.4.2 Function Documentation

##### 2.11.3.4.2.1 `os_status osCentralBarrierInit ( volatile os_barrier_t * barrier, uint8_t num_of_cores )`

Initializes the given central barrier structure.

Parameters

<code>in, out</code>	<code>barrier</code>	- Address of the central barrier to initialize.
<code>in</code>	<code>num_of_cores</code>	- Number of cores that will use the barrier.

Return values

<code>OS_SUCCESS</code>	- The barrier was initialized successfully.
<code>OS_ERR_NO_MEMORY</code>	- Not enough memory.

#### Warning

Initialization of a barrier allocates a small amount of memory that is never freed. It is therefore recommended that you do not call this function repeatedly; instead, call the function only in your application's initialization code.

### 2.11.4 Intercore Messages

#### 2.11.4.1 Overview

Intercore Messages API.

This module is available only on multicore systems.

## Modules

- [Messages API](#)
- [Intercore Messages](#)

### 2.11.4.2 Messages API

#### 2.11.4.3 Intercore Messages

##### 2.11.4.3.1 Overview

Intercore Message Queues API.

## Functions

- `os_status osMessageQueueInitialize (uint16_t num_of_message_queues)`
- `os_status osMessageQueueCreate (os_msg_handle msg_num, os_hwi_priority priority, os_hwi_arg hwi_arg, os_hwi_function msg_handler, uint16_t queue_length, uint16_t item_size)`
- `os_status osMessageQueueHwiGet (os_msg_handle msg_num, os_hwi_handle *hwi_num)`
- `os_status osMessageQueuePost (os_msg_handle msg_num, uint32_t *msg_data)`
- `os_status osMessageQueueGet (os_msg_handle msg_num, uint32_t *msg_data)`
- `os_status osMessageQueueDispatcher (os_msg_handle msg_num, os_msg_function handler, os_hwi_arg hwi_arg, uint32_t *msg_data)`

#### 2.11.4.3.2 Function Documentation

##### 2.11.4.3.2.1 `os_status osMessageQueueInitialize ( uint16_t num_of_message_queues )`

Initializes the intercore message queue. Must be called before using message queue.

Parameters

in	<i>num_of_message_queues</i>	- Number of message queues to initialize.
----	------------------------------	---

Return values

<code>OS_SUCCESS</code>	- The message queues were successfully initialized.
<code>OS_ERR_NO_MEMORY</code>	- memory allocation for message queue structure failed.

##### 2.11.4.3.2.2 `os_status osMessageQueueCreate ( os_msg_handle msg_num, os_hwi_priority priority, os_hwi_arg hwi_arg, os_hwi_function msg_handler, uint16_t queue_length, uint16_t item_size )`

## Multi Core and Multi Device Management

Installs an intercore message handler for the calling core.

Enables the calling core to be notified when the specified message arrives. The calling core can then handle the message.

Parameters

in	<i>msg_num</i>	- The intercore message number.
in	<i>priority</i>	- Priority of interrupt generated at post
in	<i>hwi_arg</i>	- The argument to use when msg_handler is called
in	<i>msg_handler</i>	- The function to call when the message arrives.
in	<i>queue_length</i>	- Number of entries in the queue
in	<i>item_size</i>	- Size of each entry in the queue

Return values

<i>OS_SUCCESS</i>	- The message handler was successfully installed.
<i>OS_ERR_MSG_INVALID</i>	- Invalid message number.
<i>OS_ERR_MSG_FUNCPTION_INVALID</i>	- NULL message handler.
<i>OS_ERR_MSG_ALREADY_CREATED</i>	- The message number is already created.

### 2.11.4.3.2.3 **os\_status osMessageQueueHwiGet ( os\_msg\_handle *msg\_num*, os\_hwi\_handle \* *hwi\_num* )**

Retrieve interrupt information of message queue

Parameters

in	<i>msg_num</i>	- The intercore message number.
out	<i>hwi_num</i>	- Interrupt number associated with message queue

Return values

<i>OS_SUCCESS</i>	- The message handler is linked to interrupt.
<i>OS_FAIL</i>	- Invalid message num.

### 2.11.4.3.2.4 **os\_status osMessageQueuePost ( os\_msg\_handle *msg\_num*, uint32\_t \* *msg\_data* )**

Posts the given message number with the given data to the destination core.

Parameters

in	<i>msg_num</i>	- The intercore message number.
in	<i>msg_data</i>	- The data to include in the message.

Return values

<i>OS_SUCCESS</i>	- The message was successfully posted.
<i>OS_ERR_MSG_INVALID</i>	- Invalid message number.
<i>OS_ERR_MSG_DEST_</i> <i>INVALID</i>	- Invalid destination.
<i>OS_ERR_MSG_BUSY</i>	- Destination is locked for posting.

#### 2.11.4.3.2.5 **os\_status osMessageQueueGet ( os\_msg\_handle *msg\_num*, uint32\_t \* *msg\_data* )**

Retrieves the data from a message that was posted to the calling core.

This function must be called by the message handler.

Parameters

in	<i>msg_num</i>	- The intercore message number.
out	<i>msg_data</i>	- The intercore message.

Returns

OS\_SUCCESS if succeeded.

#### 2.11.4.3.2.6 **os\_status osMessageQueueDispatcher ( os\_msg\_handle *msg\_num*, os\_msg\_function *handler*, os\_hwi\_arg *hwi\_arg*, uint32\_t \* *msg\_data* )**

Retrieves the data from a message that was posted to the calling core.

This function must be called by the message handler.

Parameters

in	<i>msg_num</i>	- The intercore message number.
in	<i>handler</i>	- Pointer to message handler.
in	<i>hwi_arg</i>	- Message handler argument
out	<i>msg_data</i>	- The intercore message.

Returns

status of message processing

## Multitasking

### 2.12 Multitasking

#### 2.12.1 Overview

#### Modules

- [Asymmetric Multiprocessing Scheduling](#)

#### 2.12.2 Asymmetric Multiprocessing Scheduling

##### 2.12.2.1 Overview

#### Modules

- [Event Semaphores API](#)
- [Event Queues API](#)
- [Tasks API](#)

#### 2.12.2.2 Event Semaphores API

##### 2.12.2.2.1 Overview

Semaphore Events setup and control.

#### Modules

- [Event Semaphores RunTime functions](#)

#### 2.12.2.2.2 Event Semaphores RunTime functions

##### 2.12.2.2.2.1 Overview

#### Functions

- [`os\_status osEventSemaphoreFind \(os\_event\_handle \*event\_handle\)`](#)
- [`os\_status osEventSemaphoreCreate \(os\_event\_handle event\_handle, uint32\_t count\)`](#)
- [`os\_status osEventSemaphoreDelete \(os\_event\_handle event\_handle\)`](#)
- [`os\_status osEventSemaphoreReset \(os\_event\_handle event\_handle, uint32\_t count\)`](#)
- [`os\_status osEventSemaphoreCountGet \(os\_event\_handle event\_handle, uint32\_t \*count\)`](#)
- [`os\_status osEventSemaphorePend \(os\_event\_handle event\_handle, uint32\_t timeout\)`](#)
- [`os\_status osEventSemaphoreAccept \(os\_event\_handle event\_handle\)`](#)
- [`os\_status osEventSemaphorePost \(os\_event\_handle event\_handle, os\_task\_handle \*resumed\_task\)`](#)

##### 2.12.2.2.2 Function Documentation

###### 2.12.2.2.2.1 `os_status osEventSemaphoreFind ( os_event_handle * event_handle )`

Get a handle for an event.

Get a handle that can be used to create an semaphore event.

Parameters

<code>out</code>	<code>event_handle</code>	- Handle to an event semaphore structure.
------------------	---------------------------	---

Return values

<code>OS_SUCCESS</code>	: Found.
<code>OS_ERR_EVENT_SEM↔A_UNAVAILABLE</code>	: Not Found.

#### **2.12.2.2.2.2.2 os\_status osEventSemaphoreCreate ( os\_event\_handle *event\_handle*, uint32\_t *count* )**

Creates a semaphore event.

Initializes a semaphore and an empty waiting list. i.e - initialize the semaphore counter, and place it and the empty waiting list in an event structure.

Parameters

<code>in</code>	<code>event_handle</code>	- Handle to an event semaphore structure.
<code>in</code>	<code>count</code>	- initial value of semaphore.

Return values

<code>OS_SUCCESS</code>	: Created.
<code>OS_ERR_EVENT_SEM↔A_ALREADY_CREATED</code>	: Not Created.

#### **2.12.2.2.2.2.3 os\_status osEventSemaphoreDelete ( os\_event\_handle *event\_handle* )**

Deletes the semaphore event.

Frees the event structure that was used for a counting semaphore, and resume all the tasks that were pending on it.

Parameters

<code>in</code>	<code>event_handle</code>	- Handle to a semaphore event.
-----------------	---------------------------	--------------------------------

## Multitasking

Return values

<i>OS_SUCCESS</i>	: Deleted.
<i>OS_ERR_EVENT_SEM</i> <i>A_INVALID</i>	: Not a Semaphore event.

### 2.12.2.2.2.2.4 **os\_status osEventSemaphoreReset ( os\_event\_handle *event\_handle*, uint32\_t *count* )**

reset a semaphore event - release all waiting tasks and set semaphore's count.

Parameters

in	<i>event_handle</i>	- Handle to an event semaphore structure.
in	<i>count</i>	- initial value of semaphore.

Return values

<i>OS_SUCCESS</i>	: Reset.
<i>OS_ERR_EVENT_SEM</i> <i>A_INVALID</i>	: Not a Semaphore event.

### 2.12.2.2.2.2.5 **os\_status osEventSemaphoreCountGet ( os\_event\_handle *event\_handle*, uint32\_t \* *count* )**

Gets semaphore value.

Parameters

in	<i>event_handle</i>	- Handle to an event semaphore structure.
out	<i>count</i>	- value of semaphore.

Return values

<i>OS_SUCCESS</i>	: OK.
<i>OS_ERR_EVENT_SEM</i> <i>A_INVALID</i>	: bad semaphore.

### 2.12.2.2.2.2.6 **os\_status osEventSemaphorePend ( os\_event\_handle *event\_handle*, uint32\_t *timeout* )**

Pend on a counting semaphore.

The calling task will block until a the semaphore will be posted or until its timeout shall expire.

## Parameters

in	<i>event_handle</i>	- Handle to an event structure.
in	<i>timeout</i>	- Timeout to pend in ticks.

## Return values

<i>OS_SUCCESS</i>	: Got the resource.
<i>OS_ERR_EVENT_SEM_A_PEND_INTERRUPT</i>	: called in interrupt.
<i>OS_ERR_EVENT_SEM_A_TIMEOUT</i>	: Timeout expired.

## Warning

background task can not call this function.

SWI and HWI can not call this function.

### 2.12.2.2.2.7 **os\_status osEventSemaphoreAccept ( os\_event\_handle *event\_handle* )**

Try to counting semaphore without pending.

This function checks if semaphore counter is not zero. If its not decrement it and return to the caller. Otherwise return a status indicating that counter is zero. This is a non blocking function so it can be used in interrupt and software interrupt contexts.

## Parameters

in	<i>event_handle</i>	- Handle to an event structure.
----	---------------------	---------------------------------

## Return values

<i>OS_SUCCESS</i>	: Got the semaphore.
<i>OS_ERR_EVENT_SEM_A_UNAVAILABLE</i>	: counter is 0.

### 2.12.2.2.2.8 **os\_status osEventSemaphorePost ( os\_event\_handle *event\_handle*, os\_task\_handle \* *resumed\_task* )**

Posts a counting semaphore.

If tasks are waiting in the waiting list of the semaphore, wake the first one, otherwise increment the counter for tasks that will pend or accept it later.

## Multitasking

Parameters

in	<i>event_handle</i>	- Handle to an event structure.
out	<i>resumed_task</i>	- Task that was resumed or NULL.

Return values

<i>OS_SUCCESS</i>	: Got the resource.
<i>OS_EVENT_SEMAPHORE_ORE_OVERFLOW</i>	: if semaphore is full

### 2.12.2.3 Event Queues API

#### 2.12.2.3.1 Overview

Queue Events setup and control.

#### Modules

- Event Queues RunTime functions

#### 2.12.2.3.1.0.9 Event Queues RunTime functions

#### 2.12.2.3.1.0.10 Overview

#### Functions

- os\_status [osEventQueueFind](#) (os\_event\_handle \*event\_handle)
- os\_status [osEventQueueCreate](#) (os\_event\_handle event\_handle, uint16\_t size)
- os\_status [osEventQueuePend](#) (os\_event\_handle event\_handle, uint32\_t \*message, uint32\_t timeout)
- os\_status [osEventQueueAccept](#) (os\_event\_handle event\_handle, uint32\_t \*message)
- os\_status [osEventQueuePost](#) (os\_event\_handle event\_handle, uint32\_t message, os\_task\_handle \*resumed\_task)
- os\_status [osEventQueueReset](#) (os\_event\_handle event\_handle, uint32\_t message)

#### 2.12.2.3.1.0.11 Function Documentation

##### 2.12.2.3.1.0.12 os\_status osEventQueueFind ( os\_event\_handle \* event\_handle )

Get a handle for an event.

Get a handle that can be used to create a queue event.

Parameters

out	<i>event_handle</i>	- Handle to an event queue structure.
-----	---------------------	---------------------------------------

Return values

<i>OS_SUCCESS</i>	: Found.
<i>OS_ERR_Q_UNAVAILABLE</i>	: No more queues in the system.
<i>OS_ERR_EVENT_QUEUE_UNAVAILABLE</i>	: No more event queues in the system.

#### 2.12.2.3.1.0.13 **os\_status osEventQueueCreate ( os\_event\_handle *event\_handle*, uint16\_t *size* )**

Creates a queue event. Initializes a queue and an empty waiting list. i.e - find a queue using [osQueueFind\(\)](#), creates it using [osQueueCreate\(\)](#). Then places a handle to this queue and to the empty waiting list in an event structure.

Parameters

in	<i>event_handle</i>	- Handle to an event queue structure.
in	<i>size</i>	- Queue size.

Return values

<i>OS_SUCCESS</i>	: Created.
<i>OS_ERR_EVENT_QUEUE_ALREADY_CREATED</i>	: Not Created.
<i>Error</i>	status, encoded in os_error.h, for other errors.

#### 2.12.2.3.1.0.14 **os\_status osEventQueuePend ( os\_event\_handle *event\_handle*, uint32\_t \* *message*, uint32\_t *timeout* )**

Pend on an event queue.

The calling task will block until a message will be posted to the queue or until its timeout shall expire.

Parameters

in	<i>event_handle</i>	- Handle to an event structure.
out	<i>message</i>	- Received message.
in	<i>timeout</i>	- Timeout to pend in ticks.

## Multitasking

Return values

<i>OS_SUCCESS</i>	: Got the resource.
<i>OS_ERR_EVENT_QUEUE_PEND_INTERRUPT</i>	: Cannot block in interrupt.
<i>OS_ERR_EVENT_PENDING_IN_LOCK</i>	: Can not block a running locked task. will cause a crash.
<i>OS_ERR_EVENT_QUEUE_TIMEOUT</i>	: Timeout expired..

Warning

background task can not call this function.  
SWI and HWI can not call this function.

### **2.12.2.3.1.0.15 *os\_status osEventQueueAccept ( os\_event\_handle event\_handle, uint32\_t \* message )***

Try to get A message from a queue without pending.

This function checks if there is a message available in the queue and if there is returns it to the caller. Otherwise return a status indicating that queue is empty. This is a non blocking function so it can be used in interrupt and software interrupt contexts.

Parameters

<i>in</i>	<i>event_handle</i>	- Handle to an event structure.
<i>out</i>	<i>message</i>	- Recieved message.

Return values

<i>OS_SUCCESS</i>	: Got the resource.
<i>OS_ERR_Q_NOT_CREATED</i>	: Queue is not created.
<i>OS_ERR_Q_EMPTY</i>	: No message in the queue.

### **2.12.2.3.1.0.16 *os\_status osEventQueuePost ( os\_event\_handle event\_handle, uint32\_t message, os\_task\_handle \* resumed\_task )***

Posts a message to a queue.

If tasks are waiting in the waiting list of the queue, wake the first one and give it the message, otherwise queue the message for tasks that will pend or accept it later.

Parameters

in	<i>event_handle</i>	- Handle to an event structure.
in	<i>message</i>	- Message to post.
out	<i>resumed_task</i>	- Task that was resumed or NULL.

Return values

<i>OS_SUCCESS</i>	: Got the resource.
<i>OS_ERR_Q_NOT_CREATED</i>	: Queue was not created.
<i>OS_EVENT_QUEUE_OVERFLOW</i>	: Queue is full.

### 2.12.2.3.1.0.17 **os\_status osEventQueueReset ( os\_event\_handle *event\_handle*, uint32\_t *message* )**

Release event pending tasks with posted message and empty queue of messages if there are no pending tasks.

Parameters

in	<i>event_handle</i>	- Handle to an event structure.
in	<i>message</i>	- Message to post.

Return values

<i>OS_SUCCESS</i>	: Got the event queue was reset.
<i>OS_ERR_EVENT_QUEUE_INVALID</i>	: <i>event_handle</i> is not event queue.

## 2.12.2.4 Tasks API

### 2.12.2.4.1 Overview

Multitasking setup and control.

#### Modules

- Event Queues RunTime functions
- Tasks Runtime API.

## Architectures

### 2.13 Architectures

#### 2.13.1 Overview

#### Modules

- CCSR Memory Maps
- Peripheral Memory Maps
- SC39XX Memory Maps
- B4860 LAW
- DSP Platform Definitions
- SmartDsp OS Devices
- Hardware Semaphore API
- GPIO (general purpose I/O) API
- IPC (Inter Process Communication) API
- Heterogeneous API
- HW Interrupts Map
- B4860 L1 Defense

#### 2.13.2 CCSR Memory Maps

##### 2.13.2.1 Overview

#### Modules

- B4860 CCSR Memory Maps

#### 2.13.2.2 B4860 CCSR Memory Maps

##### 2.13.2.2.1 Overview

#### Data Structures

- struct `dpaa_memmap_t`
- struct `pa_cluster_l2_map_t`

##### 2.13.2.2.2 Data Structure Documentation

###### 2.13.2.2.2.1 struct `dpaa_memmap_t`

Data Path Acceleration Architecture(DPAA) Registers.

###### 2.13.2.2.2.2 struct `pa_cluster_l2_map_t`

PA Cluster L2 control Map.

## Data Fields

- volatile uint32\_t l2csr0
- volatile uint32\_t l2csr1
- volatile uint32\_t l2cfg0
- volatile uint32\_t l2ipbrr1
- volatile uint32\_t l2ipbrr2
- volatile uint32\_t l2errinjhi
- volatile uint32\_t l2errinjlo
- volatile uint32\_t l2errinjctl
- volatile uint32\_t l2captdatahi
- volatile uint32\_t l2captdataalo
- volatile uint32\_t l2captecc
- volatile uint32\_t l2errdet
- volatile uint32\_t l2errdis
- volatile uint32\_t l2errinten
- volatile uint32\_t l2erratr
- volatile uint32\_t l2erreaddr
- volatile uint32\_t l2erraddr
- volatile uint32\_t l2errctl
- volatile uint32\_t l2hdbscr0
- volatile uint32\_t l2hdbscr1
- volatile uint32\_t l2hdbscr2

### 2.13.2.2.2.1 Field Documentation

#### 2.13.2.2.2.2 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2csr0

L2 Cache Control and Status Register 0.

#### 2.13.2.2.2.3 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2csr1

L2 Cache Control and Status Register 1.

#### 2.13.2.2.2.4 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2cfg0

L2 Cache Configuration Register 0.

#### 2.13.2.2.2.5 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2ipbrr1

L2 IP Block Revision Register 1.

#### 2.13.2.2.2.6 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2ipbrr2

L2 IP Block Revision Register 2.

#### 2.13.2.2.2.7 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2errinjhi

L2 Cache Error Injection Mask High Register.

#### 2.13.2.2.2.8 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2errinjlo

L2 Cache Error Injection Mask Low Register.

## Architectures

### **2.13.2.2.2.9 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2errinjctl**

L2 Cache Error Injection Control Register.

### **2.13.2.2.2.10 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2captdatali**

L2 Error Capture Data High Register.

### **2.13.2.2.2.11 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2captdatalo**

L2 Error Capture Data Low Register.

### **2.13.2.2.2.12 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2captecc**

L2 Cache Error Capture ECC Syndrome Register.

### **2.13.2.2.2.13 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2errdet**

L2 Cache Error Detect Register.

### **2.13.2.2.2.14 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2errdis**

L2 Cache Error Disable Register.

### **2.13.2.2.2.15 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2errinten**

L2 Cache Error Interrupt Enable Register.

### **2.13.2.2.2.16 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2errattr**

L2 Cache Error Attribute Register.

### **2.13.2.2.2.17 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2erreaddr**

L2 Error Extended Address Register.

### **2.13.2.2.2.18 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2erraddr**

L2 Cache Error Address Register.

### **2.13.2.2.2.19 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2errctl**

L2 Cache Error Control Register.

### **2.13.2.2.2.20 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2hdbcr0**

L2 Hardware Debug Control Register 0.

### **2.13.2.2.2.21 volatile uint32\_t pa\_cluster\_l2\_map\_t::l2hdbcr1**

L2 Hardware Debug Control Register 1.

### 2.13.2.2.2.22 volatile uint32\_t pa\_cluster\_I2\_map\_t::l2hdbcr2

L2 Hardware Debug Control Register 2.

## 2.13.3 Peripheral Memory Maps

### 2.13.3.1 Overview

#### Modules

- OCN DMA Memory Map
- CPRI Memory Map
- I2C Memory Map
- Maple-B3 Memory Map
- sRIO Memory Map
- Timers 16 bit Memory Map
- Timers 32 bit Memory Map
- Watchdog timer Memory Map
- VSG Memory Map

#### Macros

- #define `CPRI_MAX_NUM_OF_ANTENNA_CARRIERS` 24

### 2.13.3.2 Macro Definition Documentation

#### 2.13.3.2.1 #define CPRI\_MAX\_NUM\_OF\_ANTENNA\_CARRIERS 24

The maximum number of CPRI antenna carriers.

### 2.13.3.3 OCN DMA Memory Map

#### 2.13.3.3.1 Overview

Definition of OCN DMA registers and memory map

#### Data Structures

- struct `ocn_dma_ch_map_t`
- struct `ocn_dma_memmap_t`

## Architectures

### 2.13.3.3.2 Data Structure Documentation

#### 2.13.3.3.2.1 struct ocn\_dma\_ch\_map\_t

On-Chip\_Network (OCN) DMA Channel Registers.

##### Data Fields

- volatile uint32\_t `mr`
- volatile uint32\_t `sr`
- volatile uint32\_t `eclndar`
- volatile uint32\_t `clndar`
- volatile uint32\_t `satr`
- volatile uint32\_t `sar`
- volatile uint32\_t `datr`
- volatile uint32\_t `dar`
- volatile uint32\_t `bcr`
- volatile uint32\_t `enlndar`
- volatile uint32\_t `nldar`
- volatile uint32\_t `eclsdar`
- volatile uint32\_t `clsdar`
- volatile uint32\_t `enlsdar`
- volatile uint32\_t `nlsdar`
- volatile uint32\_t `ssr`
- volatile uint32\_t `dsr`

#### 2.13.3.3.2.1.1 Field Documentation

##### 2.13.3.3.2.1.2 volatile uint32\_t ocn\_dma\_ch\_map\_t::mr

Mode register.

##### 2.13.3.3.2.1.3 volatile uint32\_t ocn\_dma\_ch\_map\_t::sr

Status register.

##### 2.13.3.3.2.1.4 volatile uint32\_t ocn\_dma\_ch\_map\_t::eclndar

Current link descriptor extended address register.

##### 2.13.3.3.2.1.5 volatile uint32\_t ocn\_dma\_ch\_map\_t::clndar

Current link descriptor address register.

##### 2.13.3.3.2.1.6 volatile uint32\_t ocn\_dma\_ch\_map\_t::satr

Source attributes register.

##### 2.13.3.3.2.1.7 volatile uint32\_t ocn\_dma\_ch\_map\_t::sar

Source address register.

**2.13.3.3.2.1.8 volatile uint32\_t ocn\_dma\_ch\_map\_t::datr**

Destination attributes register.

**2.13.3.3.2.1.9 volatile uint32\_t ocn\_dma\_ch\_map\_t::dar**

Destination address register.

**2.13.3.3.2.1.10 volatile uint32\_t ocn\_dma\_ch\_map\_t::bcr**

Byte count register.

**2.13.3.3.2.1.11 volatile uint32\_t ocn\_dma\_ch\_map\_t::enIndar**

Next link descriptor extended address register.

**2.13.3.3.2.1.12 volatile uint32\_t ocn\_dma\_ch\_map\_t::nIndar**

Next link descriptor address register.

**2.13.3.3.2.1.13 volatile uint32\_t ocn\_dma\_ch\_map\_t::eclsdar**

Current list descriptor extended address register.

**2.13.3.3.2.1.14 volatile uint32\_t ocn\_dma\_ch\_map\_t::clsdar**

Current list descriptor address register.

**2.13.3.3.2.1.15 volatile uint32\_t ocn\_dma\_ch\_map\_t::enlsdar**

Next list descriptor extended address register.

**2.13.3.3.2.1.16 volatile uint32\_t ocn\_dma\_ch\_map\_t::nlsdar**

Next list descriptor address register.

**2.13.3.3.2.1.17 volatile uint32\_t ocn\_dma\_ch\_map\_t::ssr**

Source stride register.

**2.13.3.3.2.1.18 volatile uint32\_t ocn\_dma\_ch\_map\_t::dsr**

Destination stride register.

**2.13.3.3.2.2 struct ocn\_dma\_memmap\_t**

DMA to On-Chip\_Network (OCN) Registers.

**Data Fields**

- [ocn\\_dma\\_ch\\_map\\_t dma\\_ch\\_map1 \[4\]](#)

## Architectures

- volatile uint32\_t `dgsr0`
- `ocn_dma_ch_map_t` `dma_ch_map2` [4]
- volatile uint32\_t `dgsr1`

### 2.13.3.3.2.2.1 Field Documentation

#### 2.13.3.3.2.2.2 `ocn_dma_ch_map_t` `ocn_dma_memmap_t::dma_ch_map1[4]`

OCN DMA Channels.

#### 2.13.3.3.2.2.3 `volatile uint32_t` `ocn_dma_memmap_t::dgsr0`

General status register.

#### 2.13.3.3.2.2.4 `ocn_dma_ch_map_t` `ocn_dma_memmap_t::dma_ch_map2[4]`

OCN DMA Channels.

#### 2.13.3.3.2.2.5 `volatile uint32_t` `ocn_dma_memmap_t::dgsr1`

General status register.

## 2.13.3.4 CPRI Memory Map

### 2.13.3.4.1 Overview

Definition of CPRI registers and memory map

## Data Structures

- struct `cpri_framer_registers_t`
- struct `cpri_complex_registers_t`
- struct `cpri_control_registers_t`
- struct `cpri_status_registers_t`
- struct `cpri_configuration_memories_t`
- struct `cpri_general_registers_t`
- struct `cpri_unit_map_t`

### 2.13.3.4.2 Data Structure Documentation

#### 2.13.3.4.2.1 struct `cpri_framer_registers_t`

CPRI framer registers.

## Data Fields

- volatile uint32\_t `cpri_status`
- volatile uint32\_t `cpri_config`
- volatile uint32\_t `cpri_lcv`

- volatile uint32\_t `cpri_bfn`
- volatile uint32\_t `cpri_hfn`
- volatile uint32\_t `cpri_hw_reset`
- volatile uint32\_t `cpri_cm_config`
- volatile uint32\_t `cpri_cm_status`
- volatile uint32\_t `cpri_rx_delay`
- volatile uint32\_t `cpri_round_delay`
- volatile uint32\_t `cpri_ex_delay_config`
- volatile uint32\_t `cpri_ex_delay_status`
- volatile uint32\_t `cpri_tx_prot_ver`
- volatile uint32\_t `cpri_tx_scr_seed`
- volatile uint32\_t `cpri_rx_scr_seed`
- volatile uint32\_t `cpri_serdес_config`
- volatile uint32\_t `cpri_map_config`
- volatile uint32\_t `cpri_map_cnt_config`
- volatile uint32\_t `cpri_map_tbl_config`
- volatile uint32\_t `cpri_map_offset_rx`
- volatile uint32\_t `cpri_map_offset_tx`
- volatile uint32\_t `cpri_start_offset_tx`
- volatile uint32\_t `cpri_iq_rx_buf_status1`
- volatile uint32\_t `cpri_iq_rx_buf_status2`
- volatile uint32\_t `cpri_iq_tx_buf_status1`
- volatile uint32\_t `cpri_iq_tx_buf_status2`
- volatile uint32\_t `eth_rx_status`
- volatile uint32\_t `eth_config_1`
- volatile uint32\_t `eth_config_2`
- volatile uint32\_t `eth_rx_control`
- volatile uint32\_t `eth_rx_ex_status`
- volatile uint32\_t `eth_addr_msb`
- volatile uint32\_t `eth_addr_lsb`
- volatile uint32\_t `eth_hash_table`
- volatile uint32\_t `eth_config_3`
- volatile uint32\_t `eth_cnt_rx_frame`
- volatile uint32\_t `eth_cnt_tx_frame`
- volatile uint32\_t `hdlc_rx_status`
- volatile uint32\_t `hdlc_config_1`
- volatile uint32\_t `hdlc_config_2`
- volatile uint32\_t `hdlc_rx_control`
- volatile uint32\_t `hdlc_rx_ex_status`
- volatile uint32\_t `hdlc_config_3`
- volatile uint32\_t `hdlc_cnt_rx_frame`
- volatile uint32\_t `hdlc_cnt_tx_frame`

#### 2.13.3.4.2.1.1 Field Documentation

##### 2.13.3.4.2.1.2 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_status

CPRI status register.

##### 2.13.3.4.2.1.3 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_config

CPRI configuration register.

## Architectures

### **2.13.3.4.2.1.4 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_lcv**

CPRI Receive Line Coding Violation Counter.

### **2.13.3.4.2.1.5 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_bfn**

CPRI Recovered BFN Counter.

### **2.13.3.4.2.1.6 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_hfn**

CPRI Recovered HFN Counter.

### **2.13.3.4.2.1.7 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_hw\_reset**

CPRI Hardware Reset from Control Word.

### **2.13.3.4.2.1.8 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_cm\_config**

CPRI Control and Management Configuration.

### **2.13.3.4.2.1.9 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_cm\_status**

CPRI Control and Management Status.

### **2.13.3.4.2.1.10 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_rx\_delay**

CPRI Receive Delay.

### **2.13.3.4.2.1.11 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_round\_delay**

CPRI Round Trip Delay.

### **2.13.3.4.2.1.12 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_ex\_delay\_config**

CPRI Extended Delay Measurement Configuration.

### **2.13.3.4.2.1.13 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_ex\_delay\_status**

CPRI Extended Delay Measurement Status.

### **2.13.3.4.2.1.14 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_tx\_prot\_ver**

CPRI Transmit Protocol Version.

### **2.13.3.4.2.1.15 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_tx\_scr\_seed**

CPRI Transmit Scrambler Seed.

### **2.13.3.4.2.1.16 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_rx\_scr\_seed**

CPRI Receive Scrambler Seed.

**2.13.3.4.2.1.17 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_serdes\_config**

CPRI SerDes Interface Configuration.

**2.13.3.4.2.1.18 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_map\_config**

CPRI Mapping Configuration.

**2.13.3.4.2.1.19 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_map\_cnt\_config**

CPRI Mapping Counter Configuration.

**2.13.3.4.2.1.20 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_map\_tbl\_config**

CPRI Mapping Table Configuration.

**2.13.3.4.2.1.21 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_map\_offset\_rx**

CPRI Mapping RX AxC Container Block Offset.

**2.13.3.4.2.1.22 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_map\_offset\_tx**

CPRI Mapping TX AxC Container Block Offset.

**2.13.3.4.2.1.23 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_start\_offset\_tx**

Offset for CPRI\_TX\_START Synchronization Output.

**2.13.3.4.2.1.24 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_iq\_rx\_buf\_status1**

CPRI Mapping Buffer RX Status Register.

**2.13.3.4.2.1.25 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_iq\_rx\_buf\_status2**

CPRI Mapping Buffer RX Status Register.

**2.13.3.4.2.1.26 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_iq\_tx\_buf\_status1**

CPRI Mapping Buffer TX Status Register.

**2.13.3.4.2.1.27 volatile uint32\_t cpri\_framer\_registers\_t::cpri\_iq\_tx\_buf\_status2**

CPRI Mapping Buffer TX Status Register.

**2.13.3.4.2.1.28 volatile uint32\_t cpri\_framer\_registers\_t::eth\_rx\_status**

Ethernet Receive Status.

**2.13.3.4.2.1.29 volatile uint32\_t cpri\_framer\_registers\_t::eth\_config\_1**

Ethernet Feature Enable/Disable and Interrupt Enable Bits.

## Architectures

### **2.13.3.4.2.1.30 volatile uint32\_t cpri\_framer\_registers\_t::eth\_config\_2**

Ethernet Miscellaneous Configuration.

### **2.13.3.4.2.1.31 volatile uint32\_t cpri\_framer\_registers\_t::eth\_rx\_control**

Ethernet RX Packet Discard.

### **2.13.3.4.2.1.32 volatile uint32\_t cpri\_framer\_registers\_t::eth\_rx\_ex\_status**

Ethernet RX Additional Status.

### **2.13.3.4.2.1.33 volatile uint32\_t cpri\_framer\_registers\_t::eth\_addr\_msb**

Ethernet MSB of MAC Address (16 bits)

### **2.13.3.4.2.1.34 volatile uint32\_t cpri\_framer\_registers\_t::eth\_addr\_lsb**

Ethernet LSB of MAC Address (32 bits)

### **2.13.3.4.2.1.35 volatile uint32\_t cpri\_framer\_registers\_t::eth\_hash\_table**

Ethernet Small 32 Entries Hash Table to Filter Multicast Traffic.

### **2.13.3.4.2.1.36 volatile uint32\_t cpri\_framer\_registers\_t::eth\_config\_3**

Ethernet Configuration 3.

### **2.13.3.4.2.1.37 volatile uint32\_t cpri\_framer\_registers\_t::eth\_cnt\_rx\_frame**

Ethernet Receive Frame Counter.

### **2.13.3.4.2.1.38 volatile uint32\_t cpri\_framer\_registers\_t::eth\_cnt\_tx\_frame**

Ethernet Transmit Frame Counter.

### **2.13.3.4.2.1.39 volatile uint32\_t cpri\_framer\_registers\_t::hdlc\_rx\_status**

HDLC Receive Status.

### **2.13.3.4.2.1.40 volatile uint32\_t cpri\_framer\_registers\_t::hdlc\_config\_1**

HDLC Feature Enable/Disable and Interrupt Enable Bits.

### **2.13.3.4.2.1.41 volatile uint32\_t cpri\_framer\_registers\_t::hdlc\_config\_2**

HDLC Miscellaneous Configuration.

### **2.13.3.4.2.1.42 volatile uint32\_t cpri\_framer\_registers\_t::hdlc\_rx\_control**

HDLC RX Packet Discard.

**2.13.3.4.2.1.43 volatile uint32\_t cpri\_framer\_registers\_t::hdlc\_rx\_ex\_status**

HDLC RX External Status.

**2.13.3.4.2.1.44 volatile uint32\_t cpri\_framer\_registers\_t::hdlc\_config\_3**

HDLC Configuration 3.

**2.13.3.4.2.1.45 volatile uint32\_t cpri\_framer\_registers\_t::hdlc\_cnt\_rx\_frame**

HDLC Receive Frame Counter.

**2.13.3.4.2.1.46 volatile uint32\_t cpri\_framer\_registers\_t::hdlc\_cnt\_tx\_frame**

HDLC Transmit Frame Counter.

**2.13.3.4.2.2 struct cpri\_complex\_registers\_t**

CPRI complex/DMA registers.

In B4860 the MBUS is replaced by AXI.

**Data Fields**

- volatile uint32\_t riqmts
- volatile uint32\_t riqsdmts
- volatile uint32\_t tiqmts
- volatile uint32\_t rvssmts
- volatile uint32\_t tvssmts
- volatile uint32\_t riqsdba
- volatile uint32\_t riqbs
- volatile uint32\_t riqsdb
- volatile uint32\_t tiqbs
- volatile uint32\_t rvssbs
- volatile uint32\_t tvssbs
- volatile uint32\_t rethbs
- volatile uint32\_t rhdlcbs
- volatile uint32\_t rvssba
- volatile uint32\_t tvssba
- volatile uint32\_t rebdrba
- volatile uint32\_t tebdrba
- volatile uint32\_t rhbdrba
- volatile uint32\_t thbdrba
- volatile uint32\_t rebdrs
- volatile uint32\_t tebdrs
- volatile uint32\_t rhbdrs
- volatile uint32\_t thbdrs
- volatile uint32\_t rgcm
- volatile uint32\_t tgcm
- volatile uint32\_t tscr
- volatile uint32\_t tcfbs
- volatile uint32\_t tctie1
- volatile uint32\_t tctie2
- volatile uint32\_t tmrc

## Architectures

- volatile uint32\_t `rfpw`
- volatile uint32\_t `tfpw`

### 2.13.3.4.2.2.1 Field Documentation

#### 2.13.3.4.2.2.2 `volatile uint32_t cpri_complex_registers_t::riqmts`

Receive IQ MBus Transaction Size.

#### 2.13.3.4.2.2.3 `volatile uint32_t cpri_complex_registers_t::riqsdmts`

Receive IQ Second Destination Mbus Transaction Size.

#### 2.13.3.4.2.2.4 `volatile uint32_t cpri_complex_registers_t::tiqmts`

Transmit IQ MBus Transaction Size.

#### 2.13.3.4.2.2.5 `volatile uint32_t cpri_complex_registers_t::rvssmts`

Receive VSS MBus Transaction Size.

#### 2.13.3.4.2.2.6 `volatile uint32_t cpri_complex_registers_t::tvssmts`

Transmit VSS MBus Transaction Size.

#### 2.13.3.4.2.2.7 `volatile uint32_t cpri_complex_registers_t::riqsdba`

Receive IQ Second Dest Base Address.

#### 2.13.3.4.2.2.8 `volatile uint32_t cpri_complex_registers_t::riqbs`

Receive IQ Buffer Size.

#### 2.13.3.4.2.2.9 `volatile uint32_t cpri_complex_registers_t::riqsdb`s

Receive IQ Second Destination Buffer Size.

#### 2.13.3.4.2.2.10 `volatile uint32_t cpri_complex_registers_t::tiqbs`

Transmit IQ Buffer Size.

#### 2.13.3.4.2.2.11 `volatile uint32_t cpri_complex_registers_t::rvssbs`

Receive VSS Buffer Size.

#### 2.13.3.4.2.2.12 `volatile uint32_t cpri_complex_registers_t::tvssbs`

Transmit VSS Buffer Size.

**2.13.3.4.2.2.13 volatile uint32\_t cpri\_complex\_registers\_t::rethbs**

Receive ETH Buffer Size.

**2.13.3.4.2.2.14 volatile uint32\_t cpri\_complex\_registers\_t::rhdicbs**

Receive HDLC Buffer Size.

**2.13.3.4.2.2.15 volatile uint32\_t cpri\_complex\_registers\_t::rvssba**

Receive VSS Buffer Base Address.

**2.13.3.4.2.2.16 volatile uint32\_t cpri\_complex\_registers\_t::tvssba**

Transmit VSS Buffer Base Address.

**2.13.3.4.2.2.17 volatile uint32\_t cpri\_complex\_registers\_t::rebdrba**

Receive Ethernet BD Ring Base Address.

**2.13.3.4.2.2.18 volatile uint32\_t cpri\_complex\_registers\_t::tebdrba**

Transmit Ethernet BD Ring Base Address.

**2.13.3.4.2.2.19 volatile uint32\_t cpri\_complex\_registers\_t::rhbdrrba**

Receive HDLC BD Ring Base Address.

**2.13.3.4.2.2.20 volatile uint32\_t cpri\_complex\_registers\_t::thbdrrba**

Transmit HDLC BD Ring Base Address.

**2.13.3.4.2.2.21 volatile uint32\_t cpri\_complex\_registers\_t::rebdrs**

Receive Ethernet Buffer Descriptor Ring Size.

**2.13.3.4.2.2.22 volatile uint32\_t cpri\_complex\_registers\_t::tebdrs**

Transmit Ethernet Buffer Descriptor Ring Size.

**2.13.3.4.2.2.23 volatile uint32\_t cpri\_complex\_registers\_t::rhbdtrs**

Receive HDLC Buffer Descriptor Ring Size.

**2.13.3.4.2.2.24 volatile uint32\_t cpri\_complex\_registers\_t::thbdtrs**

Transmit HDLC Buffer Descriptor Ring Size.

**2.13.3.4.2.2.25 volatile uint32\_t cpri\_complex\_registers\_t::rgcm**

Receive General CPRI Mode.

## Architectures

### **2.13.3.4.2.2.26 volatile uint32\_t cpri\_complex\_registers\_t::tgcm**

Transmit General CPRI Mode.

### **2.13.3.4.2.2.27 volatile uint32\_t cpri\_complex\_registers\_t::tscr**

Transmit Synchronization Configuration Register.

### **2.13.3.4.2.2.28 volatile uint32\_t cpri\_complex\_registers\_t::tcfbs**

Transmit Cpri Framer Buffer Size.

### **2.13.3.4.2.2.29 volatile uint32\_t cpri\_complex\_registers\_t::tctie1**

Tx control table insert enable 1.

### **2.13.3.4.2.2.30 volatile uint32\_t cpri\_complex\_registers\_t::tctie2**

Tx control table insert enable 2.

### **2.13.3.4.2.2.31 volatile uint32\_t cpri\_complex\_registers\_t::tmrc**

Timer Configuration.

### **2.13.3.4.2.2.32 volatile uint32\_t cpri\_complex\_registers\_t::rfpw**

Receive Frame Pulse Width.

### **2.13.3.4.2.2.33 volatile uint32\_t cpri\_complex\_registers\_t::tfpw**

Transmit Frame Pulse Width.

### **2.13.3.4.2.3 struct cpri\_control\_registers\_t**

CPRI control registers.

#### **Data Fields**

- volatile uint32\_t `rcr`
- volatile uint32\_t `tcr`
- volatile uint32\_t `raccr`
- volatile uint32\_t `taccr`
- volatile uint32\_t `rca`
- volatile uint32\_t `rcd` [CPRI\_CONTROL\_WORD\_MAX\_LENGTH\_IN\_UINT32]
- volatile uint32\_t `tca`
- volatile uint32\_t `tdc` [CPRI\_CONTROL\_WORD\_MAX\_LENGTH\_IN\_UINT32]
- volatile uint32\_t `riqft`
- volatile uint32\_t `riqst`
- volatile uint32\_t `riqt`
- volatile uint32\_t `tifft`
- volatile uint32\_t `tiqst`
- volatile uint32\_t `tiqt`
- volatile uint32\_t `rvsst`

- volatile uint32\_t `tvsst`
- volatile uint32\_t `rethct`
- volatile uint32\_t `tethct`
- volatile uint32\_t `rcier`
- volatile uint32\_t `tcier`
- volatile uint32\_t `riqtsd`
- volatile uint32\_t `eier`
- volatile uint32\_t `tmre`
- volatile uint32\_t `rewpr`
- volatile uint32\_t `tewpr`
- volatile uint32\_t `rhwpr`
- volatile uint32\_t `thwpr`
- volatile uint32\_t `racpr` [CPRI\_MAX\_NUM\_OF\_ANTENNA\_CARRIERS]
- volatile uint32\_t `tacpr` [CPRI\_MAX\_NUM\_OF\_ANTENNA\_CARRIERS]
- volatile uint32\_t `maskr` [CPRI\_NUM\_OF\_AUXILIARY\_MASKING\_REGISTERS]
- volatile uint32\_t `auxcr`

#### 2.13.3.4.2.3.1 Field Documentation

##### 2.13.3.4.2.3.2 volatile uint32\_t cpri\_control\_registers\_t::rcr

Receive Control Register.

##### 2.13.3.4.2.3.3 volatile uint32\_t cpri\_control\_registers\_t::tcr

Transmit Control Register.

##### 2.13.3.4.2.3.4 volatile uint32\_t cpri\_control\_registers\_t::raccr

Receive AxC Control Register.

##### 2.13.3.4.2.3.5 volatile uint32\_t cpri\_control\_registers\_t::taccr

Transmit AxC Control Register.

##### 2.13.3.4.2.3.6 volatile uint32\_t cpri\_control\_registers\_t::rca

Receive Control Attribute.

##### 2.13.3.4.2.3.7 volatile uint32\_t cpri\_control\_registers\_t::rcd[CPRI\_CONTROL\_WORD\_MAX\_LEN - GTH\_IN\_UINT32]

Receive Control Data 0 - 2.

##### 2.13.3.4.2.3.8 volatile uint32\_t cpri\_control\_registers\_t::tca

Transmit Control Attribute.

##### 2.13.3.4.2.3.9 volatile uint32\_t cpri\_control\_registers\_t::tcd[CPRI\_CONTROL\_WORD\_MAX\_LEN - GTH\_IN\_UINT32]

Transmit Control Data 0 - 2.

## Architectures

### **2.13.3.4.2.3.10 volatile uint32\_t cpri\_control\_registers\_t::riqft**

Receive IQ First Threshold.

### **2.13.3.4.2.3.11 volatile uint32\_t cpri\_control\_registers\_t::riqst**

Receive IQ Second Threshold.

### **2.13.3.4.2.3.12 volatile uint32\_t cpri\_control\_registers\_t::riqt**

Receive IQ Threshold.

### **2.13.3.4.2.3.13 volatile uint32\_t cpri\_control\_registers\_t::tiqft**

Transmit IQ First Threshold.

### **2.13.3.4.2.3.14 volatile uint32\_t cpri\_control\_registers\_t::tiqst**

Transmit IQ Second Threshold.

### **2.13.3.4.2.3.15 volatile uint32\_t cpri\_control\_registers\_t::tiqt**

Transmit IQ Threshold.

### **2.13.3.4.2.3.16 volatile uint32\_t cpri\_control\_registers\_t::rvsst**

Receive VSS Threshold.

### **2.13.3.4.2.3.17 volatile uint32\_t cpri\_control\_registers\_t::tvsst**

Transmit VSS Threshold.

### **2.13.3.4.2.3.18 volatile uint32\_t cpri\_control\_registers\_t::rethct**

Receive Ethernet Coalescing Threshold.

### **2.13.3.4.2.3.19 volatile uint32\_t cpri\_control\_registers\_t::tethct**

Transmit Ethernet Coalescing Threshold.

### **2.13.3.4.2.3.20 volatile uint32\_t cpri\_control\_registers\_t::rcier**

CPRI Receive Control and Timing interrupt Enable Register.

### **2.13.3.4.2.3.21 volatile uint32\_t cpri\_control\_registers\_t::tcier**

CPRI transmit Control and Timing Interrupt Enable Register.

### **2.13.3.4.2.3.22 volatile uint32\_t cpri\_control\_registers\_t::riqtsd**

Receive IQ Threshold Second Destination.

**2.13.3.4.2.3.23 volatile uint32\_t cpri\_control\_registers\_t::eier**

CPRI Error Interrupt Enable Register.

**2.13.3.4.2.3.24 volatile uint32\_t cpri\_control\_registers\_t::tmre**

Timer Enable Register.

**2.13.3.4.2.3.25 volatile uint32\_t cpri\_control\_registers\_t::rewpr**

Receive Ethernet Write Pointer Ring.

**2.13.3.4.2.3.26 volatile uint32\_t cpri\_control\_registers\_t::tewpr**

Transmit Ethernet Write Pointer Ring.

**2.13.3.4.2.3.27 volatile uint32\_t cpri\_control\_registers\_t::rhwpr**

Receive HDLC Write Pointer Ring.

**2.13.3.4.2.3.28 volatile uint32\_t cpri\_control\_registers\_t::thwpr**

Transmit HDLC Write Pointer Ring.

**2.13.3.4.2.3.29 volatile uint32\_t cpri\_control\_registers\_t::racpr[CPRI\_MAX\_NUM\_OF\_ANTENNA\_CARRIERS]**

Receive AxCn Parameter Register.

**2.13.3.4.2.3.30 volatile uint32\_t cpri\_control\_registers\_t::tacpr[CPRI\_MAX\_NUM\_OF\_ANTENNA\_CARRIERS]**

Transmit AxCn Parameter Register.

**2.13.3.4.2.3.31 volatile uint32\_t cpri\_control\_registers\_t::maskr[CPRI\_NUM\_OF\_AUXILIARYMASKING\_REGISTERS]**

cpri auxillary intetbface mask registers

**2.13.3.4.2.3.32 volatile uint32\_t cpri\_control\_registers\_t::auxcr**

CPRI Auxillary control register.

**2.13.3.4.2.4 struct cpri\_status\_registers\_t**

CPRI status registers.

**Data Fields**

- volatile uint32\_t riqbdr
- volatile uint32\_t riqsdbdr

## Architectures

- volatile uint32\_t `tiqbdr`
- volatile uint32\_t `rccr`
- volatile uint32\_t `rvssbdr`
- volatile uint32\_t `tvssbdr`
- volatile uint32\_t `rethbd1`
- volatile uint32\_t `rethbd2`
- volatile uint32\_t `tethbd1`
- volatile uint32\_t `tethbd2`
- volatile uint32\_t `rerpr`
- volatile uint32\_t `terpr`
- volatile uint32\_t `rdlcbd1`
- volatile uint32\_t `rdlcbd2`
- volatile uint32\_t `tdlcbd1`
- volatile uint32\_t `tdlcbd2`
- volatile uint32\_t `thrpr`
- volatile uint32\_t `thrpr`
- volatile uint32\_t `rer`
- volatile uint32\_t `ter`
- volatile uint32\_t `eer`
- volatile uint32\_t `rethcs`
- volatile uint32\_t `tethcs`
- volatile uint32\_t `tmrsr`
- volatile uint32\_t `rsr`
- volatile uint32\_t `tsr`

### 2.13.3.4.2.4.1 Field Documentation

#### 2.13.3.4.2.4.2 volatile uint32\_t cpri\_status\_registers\_t::riqbdr

Receive IQ Buffer Displacement Register.

#### 2.13.3.4.2.4.3 volatile uint32\_t cpri\_status\_registers\_t::riqsdbdr

Receive IQ Buffer Second Destination Displacement Register.

#### 2.13.3.4.2.4.4 volatile uint32\_t cpri\_status\_registers\_t::tiqbdr

Transmit IQ Buffer Displacement Register.

#### 2.13.3.4.2.4.5 volatile uint32\_t cpri\_status\_registers\_t::rccr

receive Chips Counter Register

#### 2.13.3.4.2.4.6 volatile uint32\_t cpri\_status\_registers\_t::rvssbdr

Receive VSS Buffer Displacement Register.

#### 2.13.3.4.2.4.7 volatile uint32\_t cpri\_status\_registers\_t::tvssbdr

Transmit VSS Buffer Displacement Register.

**2.13.3.4.2.4.8 volatile uint32\_t cpri\_status\_registers\_t::rethbd1**

Receive Ethernet Buffer Descriptor.

**2.13.3.4.2.4.9 volatile uint32\_t cpri\_status\_registers\_t::rethbd2**

Receive Ethernet Buffer Descriptor.

**2.13.3.4.2.4.10 volatile uint32\_t cpri\_status\_registers\_t::tethbd1**

Transmit Ethernet Buffer Descriptor.

**2.13.3.4.2.4.11 volatile uint32\_t cpri\_status\_registers\_t::tethbd2**

Transmit Ethernet Buffer Descriptor.

**2.13.3.4.2.4.12 volatile uint32\_t cpri\_status\_registers\_t::rerpr**

Receive Ethernet Read Pointer Ring.

**2.13.3.4.2.4.13 volatile uint32\_t cpri\_status\_registers\_t::terpr**

Transmit Ethernet Read Pointer Ring.

**2.13.3.4.2.4.14 volatile uint32\_t cpri\_status\_registers\_t::rhdlcbd1**

Receive HDLC Buffer Descriptor.

**2.13.3.4.2.4.15 volatile uint32\_t cpri\_status\_registers\_t::rhdlcbd2**

Receive HDLC Buffer Descriptor.

**2.13.3.4.2.4.16 volatile uint32\_t cpri\_status\_registers\_t::thdlcdbd1**

Transmit HDLC Buffer Descriptor.

**2.13.3.4.2.4.17 volatile uint32\_t cpri\_status\_registers\_t::thdlcdbd2**

Transmit HDLC Buffer Descriptor.

**2.13.3.4.2.4.18 volatile uint32\_t cpri\_status\_registers\_t::rhrpr**

Receive HDLC Read Pointer Ring.

**2.13.3.4.2.4.19 volatile uint32\_t cpri\_status\_registers\_t::thrpr**

Transmit HDLC Read Pointer Ring.

**2.13.3.4.2.4.20 volatile uint32\_t cpri\_status\_registers\_t::rer**

Receive Event Register.

## Architectures

### 2.13.3.4.2.4.21 volatile uint32\_t cpri\_status\_registers\_t::ter

Transmit Event Register.

### 2.13.3.4.2.4.22 volatile uint32\_t cpri\_status\_registers\_t::eer

Error Event Register.

### 2.13.3.4.2.4.23 volatile uint32\_t cpri\_status\_registers\_t::rethcs

Receive Ethernet Coalescing Status.

### 2.13.3.4.2.4.24 volatile uint32\_t cpri\_status\_registers\_t::tethcs

Transmit Ethernet Coalescing Status.

### 2.13.3.4.2.4.25 volatile uint32\_t cpri\_status\_registers\_t::tmrsr

Timer Status Register.

### 2.13.3.4.2.4.26 volatile uint32\_t cpri\_status\_registers\_t::rsr

Receive Status Register.

### 2.13.3.4.2.4.27 volatile uint32\_t cpri\_status\_registers\_t::tsr

Transmit Status Register.

### 2.13.3.4.2.5 struct cpri\_configuration\_memories\_t

CPRI configuration memories registers.

#### Data Fields

- volatile uint32\_t **rcm** [CPRI\_NUM\_OF\_CONFIGURATION\_MEMORY\_REGISTERS]
- volatile uint32\_t **tcm** [CPRI\_NUM\_OF\_CONFIGURATION\_MEMORY\_REGISTERS]

### 2.13.3.4.2.5.1 Field Documentation

### 2.13.3.4.2.5.2 volatile uint32\_t cpri\_configuration\_memories\_t::rcm[CPRI\_NUM\_OF\_CONFIGURATION\_MEMORY\_REGISTERS]

Receive Configuration Memory.

### 2.13.3.4.2.5.3 volatile uint32\_t cpri\_configuration\_memories\_t::tcm[CPRI\_NUM\_OF\_CONFIGURATION\_MEMORY\_REGISTERS]

Transmit Configuration Memory.

#### 2.13.3.4.2.6 struct cpri\_general\_registers\_t

CPRI general registers.

##### Data Fields

- volatile uint32\_t `ccr`
- volatile uint32\_t `ICR` [CPRI\_NUM\_OF\_INTERRUPT\_CONTROL\_REGISTERS]
- volatile uint32\_t `rccier`
- volatile uint32\_t `tccier`
- volatile uint32\_t `grsr`
- volatile uint32\_t `gtsr`
- volatile uint32\_t `iesr`
- volatile uint32\_t `cpridmastop`
- volatile uint32\_t `cpridmastost`
- volatile uint32\_t `cpirrocr`

##### 2.13.3.4.2.6.1 Field Documentation

###### 2.13.3.4.2.6.2 volatile uint32\_t cpri\_general\_registers\_t::ccr

CPRI Clocks Control Register.

###### 2.13.3.4.2.6.3 volatile uint32\_t cpri\_general\_registers\_t::ICR[CPRI\_NUM\_OF\_INTERRUPT\_CONTROL\_REGISTERS]

CPRI Interrupt Control Register.

###### 2.13.3.4.2.6.4 volatile uint32\_t cpri\_general\_registers\_t::rccier

CPRI Receive CPU Control Interrupt Enable Register.

###### 2.13.3.4.2.6.5 volatile uint32\_t cpri\_general\_registers\_t::tccier

CPRI Transmit CPU Control Interrupt Enable Register.

###### 2.13.3.4.2.6.6 volatile uint32\_t cpri\_general\_registers\_t::grsr

General Receive Synchronization Register.

###### 2.13.3.4.2.6.7 volatile uint32\_t cpri\_general\_registers\_t::gtsr

General Transmit Synchronization Register.

###### 2.13.3.4.2.6.8 volatile uint32\_t cpri\_general\_registers\_t::iesr

CPRI Error Status Register.

###### 2.13.3.4.2.6.9 volatile uint32\_t cpri\_general\_registers\_t::cpridmastop

CPRI DMA Stop Register.

## Architectures

### **2.13.3.4.2.6.10 volatile uint32\_t cpri\_general\_registers\_t::cpridmastopst**

CPRI DMA Stop Status Register.

### **2.13.3.4.2.6.11 volatile uint32\_t cpri\_general\_registers\_t::cprirrocr**

CPRI Reset Request Output Control Register.

### **2.13.3.4.2.7 struct cpri\_unit\_map\_t**

CPRI peripheral registers.

#### **Data Fields**

- [cpri\\_framer\\_registers\\_t cpri\\_framer](#)
- [cpri\\_complex\\_registers\\_t cpri\\_complex](#)
- [cpri\\_control\\_registers\\_t cpri\\_control](#)
- [cpri\\_status\\_registers\\_t cpri\\_status](#)
- [cpri\\_configuration\\_memories\\_t cpri\\_configuration\\_memories](#)
- [cpri\\_general\\_registers\\_t cpri\\_general\\_registers](#)

### **2.13.3.4.2.7.1 Field Documentation**

#### **2.13.3.4.2.7.2 cpri\_framer\_registers\_t cpri\_unit\_map\_t::cpri\_framer**

CPRI framer registers.

#### **2.13.3.4.2.7.3 cpri\_complex\_registers\_t cpri\_unit\_map\_t::cpri\_complex**

CPRI complex registers.

#### **2.13.3.4.2.7.4 cpri\_control\_registers\_t cpri\_unit\_map\_t::cpri\_control**

CPRI control registers.

#### **2.13.3.4.2.7.5 cpri\_status\_registers\_t cpri\_unit\_map\_t::cpri\_status**

CPRI status registers.

#### **2.13.3.4.2.7.6 cpri\_configuration\_memories\_t cpri\_unit\_map\_t::cpri\_configuration\_memories**

CPRI configuration memories registers.

#### **2.13.3.4.2.7.7 cpri\_general\_registers\_t cpri\_unit\_map\_t::cpri\_general\_registers**

CPRI general registers; valid only in CPRI1 unit.

### 2.13.3.5 I2C Memory Map

#### 2.13.3.5.1 Overview

Definition of I2C registers and memory map

#### Data Structures

- struct [i2c\\_map\\_t](#)

#### 2.13.3.5.2 Data Structure Documentation

##### 2.13.3.5.2.1 struct i2c\_map\_t

I2C Registers.

#### Data Fields

- volatile uint8\_t [i2cadr](#)
- volatile uint8\_t [i2cfdr](#)
- volatile uint8\_t [i2ccr](#)
- volatile uint8\_t [i2csr](#)
- volatile uint8\_t [i2cdr](#)
- volatile uint8\_t [i2cdfsrr](#)

##### 2.13.3.5.2.1.1 Field Documentation

###### 2.13.3.5.2.1.2 volatile uint8\_t i2c\_map\_t::i2cadr

I2C address register.

###### 2.13.3.5.2.1.3 volatile uint8\_t i2c\_map\_t::i2cfdr

I2C frequency divider register.

###### 2.13.3.5.2.1.4 volatile uint8\_t i2c\_map\_t::i2ccr

I2C control register.

###### 2.13.3.5.2.1.5 volatile uint8\_t i2c\_map\_t::i2csr

I2C status register.

###### 2.13.3.5.2.1.6 volatile uint8\_t i2c\_map\_t::i2cdr

I2C data register.

###### 2.13.3.5.2.1.7 volatile uint8\_t i2c\_map\_t::i2cdfsrr

I2C digital filter sampling rate register.

## Architectures

### 2.13.3.6 Maple-B3 Memory Map

#### 2.13.3.6.1 Overview

##### Data Structures

- struct `maple_pe_bd_params_t`
- struct `maple_pe_bd_ring_params_t`
- struct `maple_pe_bd_steering_t`
- struct `maple_pe_bd_ring_steering_t`
- struct `maple_pe_mpisr_tid_t`
- union `ftpedss_t`
- struct `maple_mpisr_p_t`
- struct `maple_lte_pram_map_t`
- struct `maple_wcdma_pram_map_t`
- struct `maple_lte_psif_dram_map_t`
- struct `maple_wcdma_psif_dram_map_t`
- struct `maple_tvpe_map_t`
- struct `maple_ftpe_map_t`
- struct `maple_depe_map_t`
- struct `maple_eqpe_map_t`
- struct `maple_pdpe_map_t`
- struct `maple_lte_mbus_memmap_t`
- struct `maple_wcdma_mbus_memmap_t`
- struct `maple_lte_sbus_memmap_t`

##### Macros

- #define `PRAM_BD_RING_SIZE` (0x18000 - 0x10000)
- #define `MAPLE_TRACE_BUFFER_SIZE` (0x18000 - 0x17000)
- #define `FTPE_DSS_NUM` 7
- #define `TVPE_VITERBI_POLY_SETS_NUM` 3
- #define `PUFFT_SOC_TIMER_SETS` 4
- #define `PDSCH_SOC_TIMER_SETS` 16
- #define `MAPLE3LW_FTPE_NUM` 3
- #define `MAPLE3W_FTPE_NUM` 2
- #define `MAPLE_STP_NUM` 4
- #define `MAPLE_NUM_SLOTS` 2
- #define `MAPLE_NUM_SECTORS` 4
- #define `MAPLE_NUM_ANT` 8

##### Typedefs

- typedef `maple_lte_sbus_memmap_t` `maple_wcdma_sbus_memmap_t`

##### Number of MAPLE BDs per Priority

- #define `MAPLE_MAX_NUM_PE_BD_RINGS_LOW_PRIORITY` 8
- #define `MAPLE_MAX_NUM_PE_BD_RINGS_HIGH_PRIORITY` 8
- #define `MAPLE_PE_MAX_NUM_BD_RINGS` (`MAPLE_MAX_NUM_PE_BD_RINGS_LOW_PRIORITY` + `MAPLE_MAX_NUM_PE_BD_RINGS_HIGH_PRIORITY`)

### 2.13.3.6.2 Data Structure Documentation

#### 2.13.3.6.2.1 struct maple\_pe\_bd\_params\_t

BD ring parameter A and parameter B.

##### Data Fields

- volatile uint32\_t brpap
- volatile uint32\_t brpbp

#### 2.13.3.6.2.1.1 Field Documentation

##### 2.13.3.6.2.1.2 volatile uint32\_t maple\_pe\_bd\_params\_t::brpap

BD Ring X Priority A Parameter.

##### 2.13.3.6.2.1.3 volatile uint32\_t maple\_pe\_bd\_params\_t::brpbp

BD Ring X Priority B Parameter.

### 2.13.3.6.2.2 struct maple\_pe\_bd\_ring\_params\_t

PE BD rings parameters.

##### Data Fields

- maple\_pe\_bd\_params\_t high\_bd [MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_HIGH\_PRIORITY]
- maple\_pe\_bd\_params\_t low\_bd [MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_LOW\_PRIORITY]

#### 2.13.3.6.2.2.1 Field Documentation

##### 2.13.3.6.2.2.2 maple\_pe\_bd\_params\_t maple\_pe\_bd\_ring\_params\_t::high\_bd[MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_HIGH\_PRIORITY]

High priority rings.

##### 2.13.3.6.2.2.3 maple\_pe\_bd\_params\_t maple\_pe\_bd\_ring\_params\_t::low\_bd[MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_LOW\_PRIORITY]

Low priority rings.

#### 2.13.3.6.2.3 struct maple\_pe\_bd\_steering\_t

PE BD ring steering bits parameters.

##### Data Fields

- volatile uint32\_t tidstp [MAPLE\_STP\_NUM]

## Architectures

### 2.13.3.6.2.3.1 Field Documentation

#### 2.13.3.6.2.3.2 volatile uint32\_t maple\_pe\_bd\_steering\_t::tidstp[MAPLE\_STP\_NUM]

Task ID and Steering Parameter for BD ring.

#### 2.13.3.6.2.4 struct maple\_pe\_bd\_ring\_steering\_t

PE steering bits parameters.

##### Data Fields

- `maple_pe_bd_steering_t high_bd [MAPLE_MAX_NUM_PE_BD_RINGS_HIGH_PRIORITY]`
- `maple_pe_bd_steering_t low_bd [MAPLE_MAX_NUM_PE_BD_RINGS_LOW_PRIORITY]`

### 2.13.3.6.2.4.1 Field Documentation

#### 2.13.3.6.2.4.2 maple\_pe\_bd\_steering\_t maple\_pe\_bd\_ring\_steering\_t::high\_bd[MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_HIGH\_PRIORITY]

Steering Parameters for high BD ring.

#### 2.13.3.6.2.4.3 maple\_pe\_bd\_steering\_t maple\_pe\_bd\_ring\_steering\_t::low\_bd[MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_LOW\_PRIORITY]

Steering Parameters for low BD ring.

#### 2.13.3.6.2.5 struct maple\_pe\_mpisr\_tid\_t

MAPLE Interrupt Service Routine <x> MMU TASK ID.

#### 2.13.3.6.2.6 union ftpedss\_t

FTPE data size sets parameters.

### 2.13.3.6.2.6.1 Field Documentation

#### 2.13.3.6.2.6.2 volatile uint32\_t ftpedss\_t::ftpedsspy[3]

FTPE Data Size Set x Parameter y.

#### 2.13.3.6.2.7 struct maple\_mpisr\_p\_t

MAPLE Interrupt Service Routine parameters.

##### Data Fields

- `volatile uint32_t mpisr_ack_address`
- `volatile uint32_t mpisr_ack_value`
- `volatile uint32_t all_tsk_link`

### 2.13.3.6.2.7.1 Field Documentation

#### 2.13.3.6.2.7.2 volatile uint32\_t maple\_mpisr\_p\_t::mpisr\_ack\_address

The address to generate the write acknowledge towards the soc in order to de-assert the interrupt.

#### 2.13.3.6.2.7.3 volatile uint32\_t maple\_mpisr\_p\_t::mpisr\_ack\_value

The data to generate the write acknowledge towards the soc in order to de-assert the interrupt.

#### 2.13.3.6.2.7.4 volatile uint32\_t maple\_mpisr\_p\_t::all\_tsk\_link

Array of bits which Indicates the active tasks that MPISR should be schedule every time MPISRx is asserted.

### 2.13.3.6.2.8 struct maple\_lte\_pram\_map\_t

Maple LTE PRAM memory map.

#### Data Fields

- volatile uint32\_t mbdrcp0
- volatile uint32\_t mbdrcp1
- volatile uint32\_t mbdrcp2
- volatile uint32\_t mucvp
- volatile uint32\_t mp\_tpp
- volatile uint32\_t mcgcp
- volatile uint32\_t mmc0p
- volatile uint32\_t mmc1p
- volatile uint32\_t mtvcp
- volatile uint32\_t cdomcp
- volatile uint32\_t cubmsp
- volatile uint32\_t mpdschcp
- volatile uint32\_t mpuschcp
- volatile uint32\_t mcrrcip
- maple\_pe\_bd\_ring\_params\_t type\_bd
- maple\_pe\_bd\_ring\_params\_t ftpe\_bd [MAPLE3LW\_FTPE\_NUM]
- maple\_pe\_bd\_ring\_params\_t depe\_bd
- maple\_pe\_bd\_ring\_params\_t crcpe\_bd
- maple\_pe\_bd\_ring\_params\_t eqpe\_bd
- maple\_pe\_bd\_ring\_params\_t convpe\_bd
- maple\_pe\_bd\_ring\_params\_t pusch\_bd
- maple\_pe\_bd\_ring\_params\_t pdsch\_bd
- maple\_pe\_bd\_ring\_params\_t pufft\_bd
- maple\_pe\_bd\_ring\_steering\_t type\_steering
- maple\_pe\_bd\_ring\_steering\_t ftpe\_steering [MAPLE3LW\_FTPE\_NUM]
- maple\_pe\_bd\_ring\_steering\_t depe\_steering
- maple\_pe\_bd\_ring\_steering\_t crcpe\_steering
- maple\_pe\_bd\_ring\_steering\_t eqpe\_steering
- maple\_pe\_bd\_ring\_steering\_t convpe\_steering
- maple\_pe\_bd\_ring\_steering\_t pusch\_steering
- maple\_pe\_bd\_steering\_t pdsch\_high\_bd\_steering [4]
- maple\_pe\_mpisr\_tid\_t mpisr\_tid
- maple\_pe\_bd\_steering\_t pdsch\_low\_bd\_steering [4]

## Architectures

- `maple_pe_bd_ring_steering_t` `pufft_steering`
- struct {
  - volatile uint32\_t `mtvpvhcp`
  - volatile uint32\_t `mtvpvlcp`
} `ttype_puncture_vector` [MAPLE\_NUM\_TVPE\_PUNCTURING\_VECTORS]
- union {
  - volatile uint32\_t `mtvppcp` [3]
} `ttype_puncture_period`
- struct {
  - struct {
 } `mtvpvsc0p`
  - struct {
 } `mtvpvsc1p`
} `mtvpvscp` [TVPE\_VITERBI\_POLY\_SETS\_NUM]
- volatile uint32\_t `mpdsch_bf_config` [8][MAPLE\_NUM\_SECTORS]
- `ftpedss_t` `ftpedss`
- struct {
  - volatile uint32\_t `uprmbpp`
  - volatile uint32\_t `upsmbpp`
  - volatile uint32\_t `ubsp`
} `multiply_ftpe` [MAPLE3LW\_FTPE\_NUM]
- volatile uint32\_t `ftpecubrp`
- volatile uint8\_t `mpdsch_ant_config_2nd_set` [MAPLE\_NUM\_SECTORS][16]
- volatile uint32\_t `mtrcecp`
- volatile uint32\_t `mtrcwpp`
- volatile uint32\_t `mpufftcp` [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t `mpufftpmtap` [MAPLE\_NUM\_SECTORS]
- volatile uint16\_t `mpufftfnbr` [MAPLE\_NUM\_SECTORS]
- volatile uint16\_t `mpufftfcbi` [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t `mpufffcbr` [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t `mpufffcsci` [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t `mpufftpstmtap` [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t `mpdsch_pad_data` [4]
- volatile uint32\_t `mpdsch_pad_data1` [4]
- volatile uint32\_t `mpdsch_pad_data2` [4]
- volatile uint32\_t `mpdsch_sec_config` [MAPLE\_NUM\_SECTORS]
- volatile uint8\_t `mpdsch_ant_config` [MAPLE\_NUM\_SECTORS][16]
- volatile uint32\_t `mpdsch_cell_config` [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t `mpdsch_sec_config_2nd_set` [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t `mpdsch_cell_config_2nd_set` [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t `mpdsch_start_qse0p` [8]
- volatile uint32\_t `mpdsch_pdpe_qse0p` [8]
- volatile uint32\_t `mpdsch_done_qse0p` [8]
- volatile uint32\_t `mpdsch_start_qse1p` [8]
- volatile uint32\_t `mpdsch_pdpe_qse1p` [8]
- volatile uint32\_t `mpdsch_done_qse1p` [8]
- volatile uint32\_t `mpdsch_start_qse2p` [8]

- volatile uint32\_t mpdsch\_pdpe\_qse2p [8]
- volatile uint32\_t mpdsch\_done\_qse2p [8]
- volatile uint32\_t mpdsch\_start\_qse3p [8]
- volatile uint32\_t mpdsch\_pdpe\_qse3p [8]
- volatile uint32\_t mpdsch\_done\_qse3p [8]
- volatile uint32\_t mpdsch\_start\_qs0wp
- volatile uint32\_t mpdsch\_pdpe\_qs0wp
- volatile uint32\_t mpdsch\_done\_qs0wp
- volatile uint32\_t mpdsch\_start\_qs1wp
- volatile uint32\_t mpdsch\_pdpe\_qs1wp
- volatile uint32\_t mpdsch\_done\_qs1wp
- volatile uint32\_t mpdsch\_start\_qs2wp
- volatile uint32\_t mpdsch\_pdpe\_qs2wp
- volatile uint32\_t mpdsch\_done\_qs2wp
- volatile uint32\_t mpdsch\_start\_qs3wp
- volatile uint32\_t mpdsch\_pdpe\_qs3wp
- volatile uint32\_t mpdsch\_done\_qs3wp
- volatile uint32\_t mpdsch\_start\_qs0rp
- volatile uint32\_t mpdsch\_pdpe\_qs0rp
- volatile uint32\_t mpdsch\_done\_qs0rp
- volatile uint32\_t mpdsch\_start\_qs1rp
- volatile uint32\_t mpdsch\_pdpe\_qs1rp
- volatile uint32\_t mpdsch\_done\_qs1rp
- volatile uint32\_t mpdsch\_start\_qs2rp
- volatile uint32\_t mpdsch\_pdpe\_qs2rp
- volatile uint32\_t mpdsch\_done\_qs2rp
- volatile uint32\_t mpdsch\_start\_qs3rp
- volatile uint32\_t mpdsch\_pdpe\_qs3rp
- volatile uint32\_t mpdsch\_done\_qs3rp
- volatile uint32\_t mpdsch\_s0np [7]
- volatile uint32\_t mpdsch\_s1np [7]
- volatile uint32\_t mpdsch\_s2np [7]
- volatile uint32\_t mpdsch\_s3np [7]
- volatile uint32\_t maple\_xxpe\_acc [14]
- volatile uint32\_t mpdsch\_bf\_config\_2nd\_set [8][MAPLE\_NUM\_SECTORS]
- volatile uint32\_t mpdschoba\_2nd\_set [MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]
- volatile uint32\_t mpdschobs\_2nd\_set [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t mpdsch\_ack [PDSCH\_SOC\_TIMER\_SETS][2]
- volatile uint32\_t mpdschoba [MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]
- volatile uint32\_t mpdschobs [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t mpufftiba [MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]
- volatile uint32\_t mpufftibs [MAPLE\_NUM\_SECTORS]
- volatile uint8\_t pper [MAPLE\_NUM\_TVPE\_PUNCTURING\_VECTORS]

#### 2.13.3.6.2.8.1 Field Documentation

#### 2.13.3.6.2.8.2 volatile uint32\_t maple\_lte\_pram\_map\_t::mbdrp0

Maple BD Rings Configuration Parameter 0.

#### 2.13.3.6.2.8.3 volatile uint32\_t maple\_lte\_pram\_map\_t::mbdrp1

Maple BD Rings Configuration Parameter 1.

## Architectures

### **2.13.3.6.2.8.4 volatile uint32\_t maple\_lte\_pram\_map\_t::mbdrcp2**

Maple BD Rings Configuration Parameter 2.

### **2.13.3.6.2.8.5 volatile uint32\_t maple\_lte\_pram\_map\_t::mucvp**

Maple UCode Version Parameter.

### **2.13.3.6.2.8.6 volatile uint32\_t maple\_lte\_pram\_map\_t::mp\_tpp**

Maple Timer Period Parameter.

This option is not available through SmartDSP OS.

### **2.13.3.6.2.8.7 volatile uint32\_t maple\_lte\_pram\_map\_t::mcgcp**

This parameter allows controlling (disabling/enabling) the input clocks for the MAPLE-B3W internal PEs.

### **2.13.3.6.2.8.8 volatile uint32\_t maple\_lte\_pram\_map\_t::mmc0p**

Maple Mode Configurations 0 Parameter.

### **2.13.3.6.2.8.9 volatile uint32\_t maple\_lte\_pram\_map\_t::mmc1p**

Maple Mode Configurations 1 Parameter.

### **2.13.3.6.2.8.10 volatile uint32\_t maple\_lte\_pram\_map\_t::mtvcp**

MAPLE eTVPE Configuration parameter.

### **2.13.3.6.2.8.11 volatile uint32\_t maple\_lte\_pram\_map\_t::cdomcp**

CRPE-DL Output Mode Configuration Parameter.

### **2.13.3.6.2.8.12 volatile uint32\_t maple\_lte\_pram\_map\_t::cubmsp**

CRPE-ULB Mode Configuration Parameter.

### **2.13.3.6.2.8.13 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdschcp**

PDSCH EDF Configuration Parameter.

### **2.13.3.6.2.8.14 volatile uint32\_t maple\_lte\_pram\_map\_t::mpuschcp**

PUSCH EDF Configuration Parameter.

### **2.13.3.6.2.8.15 volatile uint32\_t maple\_lte\_pram\_map\_t::mcrrcip**

Maple CRPE Reset Completion Indication Parameter.

**2.13.3.6.2.8.16 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::tvpe_bd`**

TVPE BD Ring Priority Configuration.

**2.13.3.6.2.8.17 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::ftpe_bd[MAPLE3LW_FT← PE_NUM]`**

FTPE BD Ring Priority Configuration.

**2.13.3.6.2.8.18 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::depe_bd`**

DEPE BD Ring Priority Configuration.

**2.13.3.6.2.8.19 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::crcpe_bd`**

CRCPE BD Ring Priority Configuration.

**2.13.3.6.2.8.20 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::eqpe_bd`**

EQPE BD Ring Priority Configuration.

**2.13.3.6.2.8.21 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::convpe_bd`**

CONVPE BD Ring Priority Configuration.

**2.13.3.6.2.8.22 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::pusch_bd`**

PUSCH BD Ring Priority Configuration.

**2.13.3.6.2.8.23 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::pdsch_bd`**

PDSCH BD Ring Priority Configuration.

**2.13.3.6.2.8.24 `maple_pe_bd_ring_params_t maple_lte_pram_map_t::pufft_bd`**

PUFFT BD Ring Priority Configuration.

**2.13.3.6.2.8.25 `maple_pe_bd_ring_steering_t maple_lte_pram_map_t::tvpe_steering`**

Task ID and Steering Parameters.

TVPE Task ID and Steering Parameters

**2.13.3.6.2.8.26 `maple_pe_bd_ring_steering_t maple_lte_pram_map_t::ftpe_steering[MAPLE3L← W_FTPE_NUM]`**

FTPE Task ID and Steering Parameters.

**2.13.3.6.2.8.27 `maple_pe_bd_ring_steering_t maple_lte_pram_map_t::depe_steering`**

DEPE Task ID and Steering Parameters.

## Architectures

**2.13.3.6.2.8.28 `maple_pe_bd_ring_steering_t maple_lte_pram_map_t::crcpe_steering`**

CRCPE Task ID and Steering Parameters.

**2.13.3.6.2.8.29 `maple_pe_bd_ring_steering_t maple_lte_pram_map_t::eqpe_steering`**

EQPE Task ID and Steering Parameters.

**2.13.3.6.2.8.30 `maple_pe_bd_ring_steering_t maple_lte_pram_map_t::convpe_steering`**

CONVPE Task ID and Steering Parameters.

**2.13.3.6.2.8.31 `maple_pe_bd_ring_steering_t maple_lte_pram_map_t::pusch_steering`**

PUSCH Task ID and Steering Parameters.

**2.13.3.6.2.8.32 `maple_pe_bd_steering_t maple_lte_pram_map_t::pdsch_high_bd_steering[4]`**

PDSCH Task ID and Steering Parameters, for high priority BD.

**2.13.3.6.2.8.33 `maple_pe_mpisr_tid_t maple_lte_pram_map_t::mpisr_tid`**

MMU TASK ID in use by the MPISRx.

**2.13.3.6.2.8.34 `maple_pe_bd_steering_t maple_lte_pram_map_t::pdsch_low_bd_steering[4]`**

PDSCH Task ID and Steering Parameters, for low priority BD.

**2.13.3.6.2.8.35 `maple_pe_bd_ring_steering_t maple_lte_pram_map_t::pufft_steering`**

PUFFT Task ID and Steering Parameters.

**2.13.3.6.2.8.36 `volatile uint32_t maple_lte_pram_map_t::mtvpvhcp`**

Maple Turbo Viterbi Puncturing Vector x High Configuration Parameter.

**2.13.3.6.2.8.37 `volatile uint32_t maple_lte_pram_map_t::mtvpvlcp`**

Maple Turbo Viterbi Puncturing Vector x Low Configuration Parameter.

**2.13.3.6.2.8.38 `struct { ... } maple_lte_pram_map_t::tvpe_puncture_vector[MAPLE_NUM_TVPE_<--  
PUNCTURING_VECTORS]`**

Maple TVPE Puncturing Vector parameters.

**2.13.3.6.2.8.39 `volatile uint8_t maple_lte_pram_map_t::pper[MAPLE_NUM_TVPE_PUNCTURING_<--  
_VECTORS]`**

Maple Turbo Viterbi Puncturing Period.

**2.13.3.6.2.8.40 volatile uint32\_t maple\_lte\_pram\_map\_t::mtvppcp[3]**

Maple Turbo Viterbi Puncturing Period Configuration y Parameter.

**2.13.3.6.2.8.41 union { ... } maple\_lte\_pram\_map\_t::tvpe\_puncture\_period**

Maple TVPE Puncturing Period parameters.

**2.13.3.6.2.8.42 struct { ... } maple\_lte\_pram\_map\_t::mtpvpsc0p**

Maple Turbo Viterbi Polynomial Vector Set x Configuration 0 parameter.

**2.13.3.6.2.8.43 struct { ... } maple\_lte\_pram\_map\_t::mtpvpsc1p**

Maple Turbo Viterbi Polynomial Vector Set x Configuration 1 parameter.

**2.13.3.6.2.8.44 struct { ... } maple\_lte\_pram\_map\_t::mtpvpsc[TVPE\_VITERBI\_POLY\_SETS\_NUM]**

Maple Tvpce Viterbi Polynomial Sets.

**2.13.3.6.2.8.45 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_bf\_config[8][MAPLE\_NUM\_SECTORS]**

Beam Forming Configuration Parameter - 8 register per sector.

**2.13.3.6.2.8.46 ftpedss\_t maple\_lte\_pram\_map\_t::ftpss**

Maple FTPE Data Size parameters.

**2.13.3.6.2.8.47 volatile uint32\_t maple\_lte\_pram\_map\_t::uprmbpp**

Update Pre-Multiplication Buffer Pointer.

**2.13.3.6.2.8.48 volatile uint32\_t maple\_lte\_pram\_map\_t::upsmbpp**

Update Post-Multiplication Buffer Pointer.

**2.13.3.6.2.8.49 volatile uint32\_t maple\_lte\_pram\_map\_t::ubsp**

Update Buffers Size Parameter.

**2.13.3.6.2.8.50 struct { ... } maple\_lte\_pram\_map\_t::multiply\_ftpe[MAPLE3LW\_FTPE\_NUM]**

eFTPE x Update Post/Pre-Multiplication parameters

**2.13.3.6.2.8.51 volatile uint32\_t maple\_lte\_pram\_map\_t::ftpecubrp**

UBCUpdate Buffers Complete indication.

## Architectures

**2.13.3.6.2.8.52 volatile uint8\_t maple\_lte\_pram\_map\_t::mpdsch\_ant\_config\_2nd\_set[MAPLE\_NUM\_SECTORS][16]**

PDSCH EDF Second Set of Target Antenna API Configuration Parameters.

**2.13.3.6.2.8.53 volatile uint32\_t maple\_lte\_pram\_map\_t::mtrcecp**

MAPLE Trace Enable Configuration Register.

**2.13.3.6.2.8.54 volatile uint32\_t maple\_lte\_pram\_map\_t::mtrcwpp**

MAPLE Trace Write Pointer Parameter.

**2.13.3.6.2.8.55 volatile uint32\_t maple\_lte\_pram\_map\_t::mpuffticp[MAPLE\_NUM\_SECTORS]**

PUFFT Sector x(0..3) Initialization Configuration parameter.

**2.13.3.6.2.8.56 volatile uint32\_t maple\_lte\_pram\_map\_t::mpufftpmtap[MAPLE\_NUM\_SECTORS]**

PUFFT Sector x Pre-multiplication table Address parameter (x=03)

**2.13.3.6.2.8.57 volatile uint16\_t maple\_lte\_pram\_map\_t::mpufffcbr[MAPLE\_NUM\_SECTORS]**

PUFFT Sector<x> Frequency Correction Base Value Real Part (x = 0...3).

**2.13.3.6.2.8.58 volatile uint16\_t maple\_lte\_pram\_map\_t::mpufffcbi[MAPLE\_NUM\_SECTORS]**

PUFFT Sector<x> Frequency Correction Base Value Imaginary Part (x= 0...3).

**2.13.3.6.2.8.59 volatile uint32\_t maple\_lte\_pram\_map\_t::mpufffcsr[MAPLE\_NUM\_SECTORS]**

PUFFT Sector<x> Frequency Correction Shift Value Real Part (x = 0...3).

**2.13.3.6.2.8.60 volatile uint32\_t maple\_lte\_pram\_map\_t::mpufffcsci[MAPLE\_NUM\_SECTORS]**

PUFFT Sector<x> Frequency Correction Shift Value Imaginary Part (x = 0...3).

**2.13.3.6.2.8.61 volatile uint32\_t maple\_lte\_pram\_map\_t::mpuffpsttap[MAPLE\_NUM\_SECTORS]**

PUFFT Sector<x> Vector Post multiplication table address (x = 0...3).

**2.13.3.6.2.8.62 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pad\_data[4]**

MAPLE PDSCH PAD Data Configuration register - 0x1690 to 0x169f.

**2.13.3.6.2.8.63 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pad\_data1[4]**

MAPLE PDSCH PAD Data Configuration 1 register - 0x16B0 to 0x16Bf.

**2.13.3.6.2.8.64 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pad\_data2[4]**

MAPLE PDSCH PAD Data Configuration 2 register - 0x16c0 to 0x16cf.

**2.13.3.6.2.8.65 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_sec\_config[MAPLE\_NUM\_SECTORS]**

PDSCH EDF Sector API configuration parameters.

**2.13.3.6.2.8.66 volatile uint8\_t maple\_lte\_pram\_map\_t::mpdsch\_ant\_config[MAPLE\_NUM\_SECTORS][16]**

PDSCH EDF Target Antenna API Configuration Parameters.

**2.13.3.6.2.8.67 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_cell\_config[MAPLE\_NUM\_SECTORS]**

PDSCH EDF Cell Configuration Parameters.

**2.13.3.6.2.8.68 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_sec\_config\_2nd\_set[MAPLE\_NUM\_SECTORS]**

PDSCH EDF Second Set of Sector API configuration parameters.

**2.13.3.6.2.8.69 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_cell\_config\_2nd\_set[MAPLE\_NUM\_SECTORS]**

PDSCH EDF Second Set of Cell Configuration Parameters.

**2.13.3.6.2.8.70 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qse0p[8]**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 0.

**2.13.3.6.2.8.71 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qse0p[8]**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 0.

**2.13.3.6.2.8.72 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qse0p[8]**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 0.

**2.13.3.6.2.8.73 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qse1p[8]**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 1.

**2.13.3.6.2.8.74 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qse1p[8]**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 1.

## Architectures

### **2.13.3.6.2.8.75 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qse1p[8]**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 1.

### **2.13.3.6.2.8.76 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qse2p[8]**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 2.

### **2.13.3.6.2.8.77 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qse2p[8]**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 2.

### **2.13.3.6.2.8.78 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qse2p[8]**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 2.

### **2.13.3.6.2.8.79 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qse3p[8]**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 3.

### **2.13.3.6.2.8.80 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qse3p[8]**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 3.

### **2.13.3.6.2.8.81 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qse3p[8]**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 3.

### **2.13.3.6.2.8.82 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qs0wp**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 0 Write Pointer.

### **2.13.3.6.2.8.83 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qs0wp**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 0 Write Pointer.

### **2.13.3.6.2.8.84 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qs0wp**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 0 Write Pointer.

### **2.13.3.6.2.8.85 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qs1wp**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 1 Write Pointer.

### **2.13.3.6.2.8.86 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qs1wp**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 1 Write Pointer.

### **2.13.3.6.2.8.87 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qs1wp**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 1 Write Pointer.

**2.13.3.6.2.8.88 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qs2wp**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 2 Write Pointer.

**2.13.3.6.2.8.89 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qs2wp**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 2 Write Pointer.

**2.13.3.6.2.8.90 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qs2wp**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 2 Write Pointer.

**2.13.3.6.2.8.91 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qs3wp**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 3 Write Pointer.

**2.13.3.6.2.8.92 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qs3wp**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 3 Write Pointer.

**2.13.3.6.2.8.93 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qs3wp**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 3 Write Pointer.

**2.13.3.6.2.8.94 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qs0rp**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 0 Read Pointer.

**2.13.3.6.2.8.95 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qs0rp**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 0 Read Pointer.

**2.13.3.6.2.8.96 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qs0rp**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 0 Read Pointer.

**2.13.3.6.2.8.97 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qs1rp**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 1 Read Pointer.

**2.13.3.6.2.8.98 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qs1rp**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 1 Read Pointer.

**2.13.3.6.2.8.99 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qs1rp**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 1 Read Pointer.

**2.13.3.6.2.8.100 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qs2rp**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 2 Read Pointer.

## Architectures

### **2.13.3.6.2.8.101 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qs2rp**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 2 Read Pointer.

### **2.13.3.6.2.8.102 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qs2rp**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 2 Read Pointer.

### **2.13.3.6.2.8.103 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_start\_qs3rp**

MAPLE PDSCH2\_EDF PDSCH\_START Queue Sector 3 Read Pointer.

### **2.13.3.6.2.8.104 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_pdpe\_qs3rp**

MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue Sector 3 Read Pointer.

### **2.13.3.6.2.8.105 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_done\_qs3rp**

MAPLE PDSCH2\_EDF PDSCH\_DONE Queue Sector 3 Read Pointer.

### **2.13.3.6.2.8.106 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_s0np[7]**

MAPLE PDSCH2\_EDF Sector 0 status #n parameter where n = 0..6 (n == 6 is error parameter)

### **2.13.3.6.2.8.107 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_s1np[7]**

MAPLE PDSCH2\_EDF Sector 1 status #n parameter where n = 0..6 (n == 6 is error parameter)

### **2.13.3.6.2.8.108 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_s2np[7]**

MAPLE PDSCH2\_EDF Sector 2 status #n parameter where n = 0..6 (n == 6 is error parameter)

### **2.13.3.6.2.8.109 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_s3np[7]**

MAPLE PDSCH2\_EDF Sector 3 status #n parameter where n = 0..6 (n == 6 is error parameter)

### **2.13.3.6.2.8.110 volatile uint32\_t maple\_lte\_pram\_map\_t::maple\_xxpe\_acc[14]**

MAPLE PE Load accumulator : #0 - MAPLE EQPE Load accumulator.

#1-3 - MAPLE eFTPE(0,1,2) Load accumulator. #4 - MAPLE TVPE Load accumulator. #5 - MAPLE DEPE Load accumulator.

### **2.13.3.6.2.8.111 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_bf\_config\_2nd\_set[8][MAPLE\_NUM\_SECTORS]**

PDSCH EDF second set Beam Forming Configuration Parameter - 8 register per sector.

**2.13.3.6.2.8.112 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdschoba\_2nd\_set[MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]**

MAPLE PDSCH\_EDF Second set sector x Antenna y Output address.

**2.13.3.6.2.8.113 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdschobs\_2nd\_set[MAPLE\_NUM\_SECTORS]**

MAPLE PDSCH\_EDF Second set sector x Antenna y Output size.

**2.13.3.6.2.8.114 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdsch\_ack[PDSCH\_SOC\_TIMER\_SETS][2]**

PDSCH\_EDF SoC Timers configuration parameters: BASE TMR0, DATA TMR0, BASE TMR1, DATA TMR1.

**2.13.3.6.2.8.115 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdschoba[MAPLE\_NUM\_SECTOR\_RS][MAPLE\_NUM\_ANT]**

MAPLE PDSCH\_EDF sector x Antenna y Output address.

**2.13.3.6.2.8.116 volatile uint32\_t maple\_lte\_pram\_map\_t::mpdschobs[MAPLE\_NUM\_SECTOR\_RS]**

MAPLE PDSCH\_EDF sector x Antenna y Output size.

**2.13.3.6.2.8.117 volatile uint32\_t maple\_lte\_pram\_map\_t::mpufftiba[MAPLE\_NUM\_SECTOR\_RS][MAPLE\_NUM\_ANT]**

MAPLE PUFFT sector x Antenna y Input address.

**2.13.3.6.2.8.118 volatile uint32\_t maple\_lte\_pram\_map\_t::mpufftibs[MAPLE\_NUM\_SECTORS]**

MAPLE PUFFT sector x Antenna y Input size.

## 2.13.3.6.2.9 struct maple\_wcdma\_pram\_map\_t

Maple WCDMA PRAM memory map.

### Data Fields

- volatile uint32\_t `mbdrp0`
- volatile uint32\_t `mbdrp1`
- volatile uint32\_t `mucvp`
- volatile uint32\_t `mp_tpp`
- volatile uint32\_t `mcgcp`
- volatile uint32\_t `mmc0p`
- volatile uint32\_t `mmc1p`
- volatile uint32\_t `mtvmp`
- volatile uint32\_t `edomcp`
- volatile uint32\_t `cubmsp`

## Architectures

- volatile uint32\_t merrcip
- maple\_pe\_bd\_ring\_params\_t ftpe\_bd [MAPLE3W\_FTPE\_NUM]
- maple\_pe\_bd\_ring\_params\_t tcpe\_bd
- maple\_pe\_bd\_ring\_params\_t crcpe\_bd
- maple\_pe\_bd\_ring\_params\_t cgpe\_bd
- maple\_pe\_bd\_ring\_params\_t pufft\_bd
- maple\_pe\_bd\_ring\_steering\_t ftpe\_steering [MAPLE3W\_FTPE\_NUM]
- maple\_pe\_bd\_ring\_steering\_t tcpe\_steering
- maple\_pe\_bd\_ring\_steering\_t crcpe\_steering
- maple\_pe\_bd\_ring\_steering\_t cgpe\_steering
- maple\_pe\_bd\_ring\_steering\_t pufft\_steering
- ftpedss\_t ftpedss
- struct {
  - volatile uint32\_t uprmbpp
  - volatile uint32\_t upsmbpp
  - volatile uint32\_t ubsp
} multiply\_ftpe [MAPLE3W\_FTPE\_NUM]
  
- volatile uint32\_t ftpecubrp
- maple\_mpisr\_tid\_t mpisr\_tid
- volatile uint32\_t mpufftcp [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t mpufftpmtap [MAPLE\_NUM\_SECTORS]
- volatile uint16\_t mpufffcbr [MAPLE\_NUM\_SECTORS]
- volatile uint16\_t mpufffcbi [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t mpufffcsr [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t mpufffcsi [MAPLE\_NUM\_SECTORS]
- volatile uint32\_t mpufftpstmtap [MAPLE\_NUM\_SECTORS]
- maple\_mpisr\_p\_t mpisr\_param [4]
- volatile uint16\_t mpisr\_cnt\_int\_to\_task [4]
- volatile uint32\_t mpufftiba [MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]
- volatile uint32\_t mpufftibs [MAPLE\_NUM\_SECTORS]

### 2.13.3.6.2.9.1 Field Documentation

### 2.13.3.6.2.9.2 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mbdrp0

Maple BD Rings Configuration Parameter 0.

### 2.13.3.6.2.9.3 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mbdrp1

Maple BD Rings Configuration Parameter 1.

### 2.13.3.6.2.9.4 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mucvp

Maple UCode Version Parameter.

### 2.13.3.6.2.9.5 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mp\_tpp

Maple Timer Period Parameter.

This option is not available through SmartDSP OS.

**2.13.3.6.2.9.6 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mcgcp**

MAPLE Clock Gating Control Parameter.

**2.13.3.6.2.9.7 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mmc0p**

Maple Mode Configurations 0 Parameter.

**2.13.3.6.2.9.8 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mmc1p**

Maple Mode Configurations 1 Parameter.

**2.13.3.6.2.9.9 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mtvmp**

Maple ETVPE\_MODE parameter.

**2.13.3.6.2.9.10 volatile uint32\_t maple\_wcdma\_pram\_map\_t::cdomcp**

CRPE-DL Output Mode Configuration Parameter.

**2.13.3.6.2.9.11 volatile uint32\_t maple\_wcdma\_pram\_map\_t::cubmsp**

CRPE-ULB Mode Configuration Parameter.

**2.13.3.6.2.9.12 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mrrcip**

Maple CRPE Reset Completion Indication Parameter.

**2.13.3.6.2.9.13 maple\_pe\_bd\_ring\_params\_t maple\_wcdma\_pram\_map\_t::ftpe\_bd[MAPLE3W←\_FTPE\_NUM]**

FFTPE\_x BD Ring Priority Configuration.

**2.13.3.6.2.9.14 maple\_pe\_bd\_ring\_params\_t maple\_wcdma\_pram\_map\_t::tcpe\_bd**

TCPE BD Ring Priority Configuration.

**2.13.3.6.2.9.15 maple\_pe\_bd\_ring\_params\_t maple\_wcdma\_pram\_map\_t::crcpe\_bd**

CRCPE BD Ring Priority Configuration.

**2.13.3.6.2.9.16 maple\_pe\_bd\_ring\_params\_t maple\_wcdma\_pram\_map\_t::cgpe\_bd**

CGPE BD Ring Priority Configuration.

**2.13.3.6.2.9.17 maple\_pe\_bd\_ring\_params\_t maple\_wcdma\_pram\_map\_t::pufft\_bd**

PUFFT BD Ring Priority Configuration.

## Architectures

**2.13.3.6.2.9.18 `maple_pe_bd_ring_steering_t maple_wcdma_pram_map_t::ftpe_steering[MAPLE_E3W_FTPE_NUM]`**

Task ID and Steering Parameters.

FTPE Task ID and Steering Parameters

**2.13.3.6.2.9.19 `maple_pe_bd_ring_steering_t maple_wcdma_pram_map_t::tcpe_steering`**

TCPE Task ID and Steering Parameters.

**2.13.3.6.2.9.20 `maple_pe_bd_ring_steering_t maple_wcdma_pram_map_t::crcpe_steering`**

CRCPE Task ID and Steering Parameters.

**2.13.3.6.2.9.21 `maple_pe_bd_ring_steering_t maple_wcdma_pram_map_t::cgpe_steering`**

CGPE Task ID and Steering Parameters.

**2.13.3.6.2.9.22 `maple_pe_bd_ring_steering_t maple_wcdma_pram_map_t::pufft_steering`**

PUFFT Task ID and Steering Parameters.

**2.13.3.6.2.9.23 `ftpeddss_t maple_wcdma_pram_map_t::ftpeddss`**

Maple FTPE Data Size parameters.

**2.13.3.6.2.9.24 `volatile uint32_t maple_wcdma_pram_map_t::uprmbpp`**

Update Pre-Multiplication Buffer Pointer.

**2.13.3.6.2.9.25 `volatile uint32_t maple_wcdma_pram_map_t::upsmbpp`**

Update Post-Multiplication Buffer Pointer.

**2.13.3.6.2.9.26 `volatile uint32_t maple_wcdma_pram_map_t::ubsp`**

Update Buffers Size Parameter.

**2.13.3.6.2.9.27 `struct { ... } maple_wcdma_pram_map_t::multiply_ftpe[MAPLE3W_FTPE_NUM]`**

eFTPE x Update Post/Pre-Multiplication parameters

**2.13.3.6.2.9.28 `volatile uint32_t maple_wcdma_pram_map_t::ftpecubrp`**

UBCUpdate Buffers Complete indication.

**2.13.3.6.2.9.29 `maple_pe_mpisr_tid_t maple_wcdma_pram_map_t::mpisr_tid`**

MMU TASK ID in use by the MPISRx.

**2.13.3.6.2.9.30 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mpuffticp[MAPLE\_NUM\_SECTORS]**

Pufft Sector x(0..3) Initialization Configuration parameter.

**2.13.3.6.2.9.31 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mpufftpmtap[MAPLE\_NUM\_SECTORS]**

PUFFT Sector x Pre-multiplication table Address parameter (x=03)

**2.13.3.6.2.9.32 volatile uint16\_t maple\_wcdma\_pram\_map\_t::mpufffcbr[MAPLE\_NUM\_SECTORS]**

PUFFT Sector Frequency Correction Base Value Real Part <x> parameter (x = 0...3).

**2.13.3.6.2.9.33 volatile uint16\_t maple\_wcdma\_pram\_map\_t::mpufffcbi[MAPLE\_NUM\_SECTORS]**

PUFFT Frequency Correction Base Value Imaginary Part.

<x> parameter (x= 0...3).

**2.13.3.6.2.9.34 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mpufffcsr[MAPLE\_NUM\_SECTORS]**

PUFFT Frequency Correction Shift Value Real Part <x> parameter (x = 0...3).

**2.13.3.6.2.9.35 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mpufffcxi[MAPLE\_NUM\_SECTORS]**

PUFFT Frequency Correction Shift Value Imaginary Part <x> parameter (x = 0...3).

**2.13.3.6.2.9.36 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mpuffpstmtap[MAPLE\_NUM\_SECTORS]**

PUFFT Vector Post multiplication table address <x> parameter (x = 0...3).

**2.13.3.6.2.9.37 maple\_mpisr\_p\_t maple\_wcdma\_pram\_map\_t::mpisr\_param[4]**

MAPLE Interrupt Service Routine parameters.

**2.13.3.6.2.9.38 volatile uint16\_t maple\_wcdma\_pram\_map\_t::mpisr\_cnt\_int\_to\_task[4]**

MAPLE Interrupt Service Routine Task Counter.

**2.13.3.6.2.9.39 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mpufftiba[MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]**

MAPLE PUFFT sector x Antenna y Input address.

## Architectures

**2.13.3.6.2.9.40 volatile uint32\_t maple\_wcdma\_pram\_map\_t::mpufftibs[MAPLE\_NUM\_SECTORS]**

MAPLE PUFFT sector x Antenna y Input size.

**2.13.3.6.2.10 struct maple\_lte\_psif\_dram\_map\_t**

Maple PSIF memory map.

### Public Member Functions

- **OS\_MEM\_RESERVED** (0x18000, 0x19C26)

### Data Fields

- [maple\\_lte\\_pram\\_map\\_t pram](#)
- volatile uint8\_t **bd\_rings** [PRAM\_BD\_RING\_SIZE]
- volatile uint16\_t **mpdschdcp** [MAPLE\_NUM\_SECTORS][46]
- [maple\\_mpisr\\_p\\_t mpisr\\_param](#) [4]
- volatile uint16\_t **mpisr\_cnt\_int\_to\_task** [4]
- volatile uint8\_t **smartdsp\_os\_reserved** [0x200]

**2.13.3.6.2.10.1 Member Function Documentation**

**2.13.3.6.2.10.2 maple\_lte\_psif\_dram\_map\_t::OS\_MEM\_RESERVED ( 0x18000 , 0x19C26 )**

RECONFIGURATION\_BASE = 0x19C26.

**2.13.3.6.2.10.3 Field Documentation**

**2.13.3.6.2.10.4 maple\_lte\_pram\_map\_t maple\_lte\_psif\_dram\_map\_t::pram**

See [maple\\_lte\\_pram\\_map\\_t](#).

**2.13.3.6.2.10.5 volatile uint8\_t maple\_lte\_psif\_dram\_map\_t::bd\_rings[PRAM\_BD\_RING\_SIZE]**

BD rings space in PRAM.

**2.13.3.6.2.10.6 volatile uint16\_t maple\_lte\_psif\_dram\_map\_t::mpdschdcp[MAPLE\_NUM\_SECTORS][46]**

PDSCH Cell Reconfiguration Parameters.

**2.13.3.6.2.10.7 maple\_mpisr\_p\_t maple\_lte\_psif\_dram\_map\_t::mpisr\_param[4]**

MAPLE Interrupt Service Routine parameters.

**2.13.3.6.2.10.8 volatile uint16\_t maple\_lte\_psif\_dram\_map\_t::mpisr\_cnt\_int\_to\_task[4]**

MAPLE Interrupt Service Routine Task *Counter*.

**2.13.3.6.2.10.9 volatile uint8\_t maple\_lte\_psif\_dram\_map\_t::smartdsp\_os\_reserved[0x200]**

Area reserved for SmartDSP OS.

**2.13.3.6.2.11 struct maple\_wcdma\_psif\_dram\_map\_t**

Maple WCDMA PSIF memory map.

**Data Fields**

- [maple\\_wcdma\\_pram\\_map\\_t](#) pram
- volatile uint8\_t [bd\\_rings](#) [PRAM\_BD\_RING\_SIZE]
- volatile uint8\_t [smartdsp\\_os\\_reserved](#) [0x200]

**2.13.3.6.2.11.1 Field Documentation****2.13.3.6.2.11.2 [maple\\_wcdma\\_pram\\_map\\_t](#) [maple\\_wcdma\\_psif\\_dram\\_map\\_t::pram](#)**

See [maple\\_wcdma\\_pram\\_map\\_t](#).

**2.13.3.6.2.11.3 volatile uint8\_t [maple\\_wcdma\\_psif\\_dram\\_map\\_t::bd\\_rings](#)[PRAM\_BD\_RING\_SIZE]**

BD rings space in PRAM.

**2.13.3.6.2.11.4 volatile uint8\_t [maple\\_wcdma\\_psif\\_dram\\_map\\_t::smartdsp\\_os\\_reserved](#)[0x200]**

Area reserved for SmartDSP OS.

**2.13.3.6.2.12 struct maple\_tvpe\_map\_t**

TVPE registers memory map.

**Data Fields**

- volatile uint32\_t [tvaqcr](#)

**2.13.3.6.2.12.1 Field Documentation****2.13.3.6.2.12.2 volatile uint32\_t [maple\\_tvpe\\_map\\_t::tvaqcr](#)**

eTVPE Aposteriori Quality Configuration Register

**2.13.3.6.2.13 struct maple\_ftpe\_map\_t**

FTPE registers memory map.

**Data Fields**

- volatile uint32\_t [ftpedsr0](#)
- volatile uint32\_t [ftpedsr1](#)
- volatile uint32\_t [ftpedsr2](#)
- volatile uint32\_t [ftpecr](#)

## Architectures

- volatile uint32\_t `ftpestr`

### 2.13.3.6.2.13.1 Field Documentation

#### 2.13.3.6.2.13.2 volatile uint32\_t `maple_ftpe_map_t::ftpedsr0`

FTPE Data Size Register 0.

#### 2.13.3.6.2.13.3 volatile uint32\_t `maple_ftpe_map_t::ftpedsr1`

FTPE Data Size Register 1.

#### 2.13.3.6.2.13.4 volatile uint32\_t `maple_ftpe_map_t::ftpedsr2`

FTPE Data Size Register 2.

#### 2.13.3.6.2.13.5 volatile uint32\_t `maple_ftpe_map_t::ftpecr`

FTPE\_x Configuration Register.

#### 2.13.3.6.2.13.6 volatile uint32\_t `maple_ftpe_map_t::ftpestr`

FTPE\_x ECC Status Register.

### 2.13.3.6.2.14 struct `maple_depe_map_t`

DEPE registers memory map.

### 2.13.3.6.2.15 struct `maple_eqpe_map_t`

EQPE registers memory map.

#### Data Fields

- volatile uint32\_t `eq_eccevent`

### 2.13.3.6.2.15.1 Field Documentation

#### 2.13.3.6.2.15.2 volatile uint32\_t `maple_eqpe_map_t::eq_eccevent`

EQPE ECC Event Register.

### 2.13.3.6.2.16 struct `maple_pdpe_map_t`

PDPE registers memory map.

#### Data Fields

- volatile uint32\_t `pdpe_pesr`
- volatile uint32\_t `pdpe_sec_conf` [MAPLE\_NUM\_SECTORS]

#### 2.13.3.6.2.16.1 Field Documentation

#### 2.13.3.6.2.16.2 volatile uint32\_t maple\_pdpe\_map\_t::pdpe\_pesr

This register records ECC events of the PDPE memories.

#### 2.13.3.6.2.16.3 volatile uint32\_t maple\_pdpe\_map\_t::pdpe\_sec\_conf[MAPLE\_NUM\_SECTORS]

0x37f010 Sector Configuration register

#### 2.13.3.6.2.17 struct maple\_lte\_mbust\_memmap\_t

Maple3lw MBUS memory map.

##### Data Fields

- maple\_type\_map\_t tvpe
- maple\_ftpe\_map\_t ftpe [MAPLE3LW\_FTPE\_NUM]
- maple\_depe\_map\_t depe
- maple\_eqpe\_map\_t eqpe
- maple\_pdpe\_map\_t pdpe

#### 2.13.3.6.2.17.1 Field Documentation

#### 2.13.3.6.2.17.2 maple\_tvpe\_map\_t maple\_lte\_mbust\_memmap\_t::tvpe

eTVPE Registers

#### 2.13.3.6.2.17.3 maple\_ftpe\_map\_t maple\_lte\_mbust\_memmap\_t::ftpe[MAPLE3LW\_FTPE\_NUM]

FTPE Registers.

#### 2.13.3.6.2.17.4 maple\_depe\_map\_t maple\_lte\_mbust\_memmap\_t::depe

DEPE Registers.

#### 2.13.3.6.2.17.5 maple\_eqpe\_map\_t maple\_lte\_mbust\_memmap\_t::eqpe

EQPE Registers.

#### 2.13.3.6.2.17.6 maple\_pdpe\_map\_t maple\_lte\_mbust\_memmap\_t::pdpe

PDPE Registers.

#### 2.13.3.6.2.18 struct maple\_wcdma\_mbust\_memmap\_t

Maple3w MBUS memory map.

##### Data Fields

- maple\_ftpe\_map\_t ftpe [MAPLE3W\_FTPE\_NUM]

## Architectures

### 2.13.3.6.2.18.1 Field Documentation

### 2.13.3.6.2.18.2 **maple\_ftpe\_map\_t maple\_wcdma\_mbus\_memmap\_t::ftpe[MAPLE3W\_FTPE\_NUM]**

FTPE Registers.

### 2.13.3.6.2.19 **struct maple\_lte\_sbus\_memmap\_t**

Maple3lw SBUS memory map.

#### Data Fields

- volatile uint32\_t [m\\_dalr](#)
- volatile uint32\_t [m\\_damr](#)
- volatile uint32\_t [m\\_ecr](#)
- volatile uint32\_t [m\\_ear](#)
- volatile uint32\_t [m\\_cr](#)
- volatile uint32\_t [m\\_dsdval](#)
- volatile uint32\_t [m\\_dsdpa\\_pl](#)
- volatile uint32\_t [m\\_dsdpb\\_pl](#)
- volatile uint32\_t [m\\_dsdcc\\_pl](#)
- volatile uint32\_t [m\\_dsdmc\\_pl](#)
- volatile uint32\_t [m\\_dmdper](#)
- volatile uint32\_t [pcr](#)
- volatile uint32\_t [pspicer0](#)
- volatile uint32\_t [pspicer1](#)
- volatile uint32\_t [pspicer2](#)
- volatile uint32\_t [pspicelr](#)
- volatile uint32\_t [pspicmr0](#)
- volatile uint32\_t [pspicmr1](#)
- volatile uint32\_t [pspicmr2](#)
- volatile uint32\_t [pspiciacr](#)
- volatile uint32\_t [mpp\\_dst](#)
- volatile uint32\_t [clk\\_counter](#)
- volatile uint32\_t [m\\_dsdpa](#)
- volatile uint32\_t [m\\_dsdpb](#)
- volatile uint32\_t [m\\_dsdcc](#)
- volatile uint32\_t [m\\_dsdmc](#)

### 2.13.3.6.2.19.1 Field Documentation

### 2.13.3.6.2.19.2 **volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m\_dalr**

MMU Trash Destinaltion Address LSB Register.

### 2.13.3.6.2.19.3 **volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m\_damr**

MMU Trash Destinaltion Address MSB Register.

### 2.13.3.6.2.19.4 **volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m\_ecr**

This register captures MMU error events and their reason.

**2.13.3.6.2.19.5 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m\_ear**

This register captures the address which caused the MMU error event.

**2.13.3.6.2.19.6 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m\_cr**

This register holds the MMU general control parameters.

**2.13.3.6.2.19.7 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m\_dsdval**

The M\_DSDVAL contains 1 bit per data segment descriptor.

**2.13.3.6.2.19.8 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m\_dsda\_pl**

Preload register that is used to configure data segment descriptor A registers.

**2.13.3.6.2.19.9 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m.dsdb\_pl**

Preload register that is used to configure data segment descriptor B registers.

**2.13.3.6.2.19.10 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m.dsdc\_pl**

Preload register that is used to configure data segment descriptor C registers.

**2.13.3.6.2.19.11 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m.dsdm\_pl**

Upon writing to this register, the relevant descriptor is being uploaded with the values of M\_DSDA\_PL, M\_DSDB\_PL, M\_DSDC\_PL and some attributes of M\_DSMD\_PL.

**2.13.3.6.2.19.12 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m\_dmper**

This register indicates on a descriptor programming error.

**2.13.3.6.2.19.13 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m.dsda**

Data Segment Descriptor Registers A0.

**2.13.3.6.2.19.14 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m.dsdb**

Data Segment Descriptor Registers B0.

**2.13.3.6.2.19.15 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m.dsdc**

Data Segment Descriptor Registers C0.

**2.13.3.6.2.19.16 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::m.dsdd**

Data Segment Descriptor Registers D0.

## Architectures

### 2.13.3.6.2.19.17 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pcr

PSIF Command Register.

### 2.13.3.6.2.19.18 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pspicer0

PSIF Pic Event Register 0, R/(W 1 to clear)

### 2.13.3.6.2.19.19 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pspicer1

PSIF Pic Event Register 1, R/(W 1 to clear)

### 2.13.3.6.2.19.20 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pspicer2

PSIF Pic Event Register 2, R/(W 1 to clear)

### 2.13.3.6.2.19.21 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pspicelr

PSIF Pic Edge/Level Register.

### 2.13.3.6.2.19.22 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pspicmr0

PSIF Pic Mask Register 0.

### 2.13.3.6.2.19.23 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pspicmr1

PSIF Pic Mask Register 1.

### 2.13.3.6.2.19.24 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pspicmr2

PSIF Pic Mask Register 2.

### 2.13.3.6.2.19.25 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::pspiciacr

PSIF PIC Interrupt Assertion Clocks Registers.

### 2.13.3.6.2.19.26 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::mpp\_dst

This register is a status register indicating the power status (on, off) of the internal PEs.

### 2.13.3.6.2.19.27 volatile uint32\_t maple\_lte\_sbus\_memmap\_t::clk\_counter

MAPLE COUNTER - counts MAPLE cycles at MAPLE CLK rate.

## 2.13.3.6.3 Macro Definition Documentation

### 2.13.3.6.3.1 #define PRAM\_BD\_RING\_SIZE (0x18000 - 0x10000)

BD ring size in Maple PRAM.

**2.13.3.6.3.2 #define MAPLE\_TRACE\_BUFFER\_SIZE (0x18000 - 0x17000)**

MAPLE Trace Buffer Size.

**2.13.3.6.3.3 #define FTPE\_DSS\_NUM 7**

The number of Data Size Sets 0 - 5 including set number 7 which is used internally.

**2.13.3.6.3.4 #define TVPE\_VITERBI\_POLY\_SETS\_NUM 3**

The number of Maple Turbo Viterbi Polynomial Vector Set.

**2.13.3.6.3.5 #define PUFFT\_SOC\_TIMER\_SETS 4**

The number of Maple PUFFT configurable SOC timers sets.

**2.13.3.6.3.6 #define PDSCH\_SOC\_TIMER\_SETS 16**

The number of Maple PDSCH configurable SOC timers sets.

**2.13.3.6.3.7 #define MAPLE3LW\_FTPE\_NUM 3**

The number of ftpe in MAPLE3LW.

**2.13.3.6.3.8 #define MAPLE3W\_FTPE\_NUM 2**

The number of ftpe in MAPLE3W.

**2.13.3.6.3.9 #define MAPLE\_STP\_NUM 4**

Then number of steering bits registers.

**2.13.3.6.3.10 #define MAPLE\_NUM\_SLOTS 2**

Number of slots.

**2.13.3.6.3.11 #define MAPLE\_NUM\_SECTORS 4**

Number of supported sectors.

**2.13.3.6.3.12 #define MAPLE\_NUM\_ANT 8**

Number of antennas.

**2.13.3.6.3.13 #define MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_LOW\_PRIORITY 8**

Number of MAPLE BDs per low priority.

**2.13.3.6.3.14 #define MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_HIGH\_PRIORITY 8**

Number of MAPLE BDs per high priority.

## Architectures

**2.13.3.6.3.15 #define MAPLE\_PE\_MAX\_NUM\_BD\_RINGS (MAPLE\_MAX\_NUM\_PE\_BD\_RING\_←  
S\_LOW\_PRIORITY + MAPLE\_MAX\_NUM\_PE\_BD\_RINGS\_HIGH\_PRIORITY)**

Total number of MAPLE BDs per priority.

### 2.13.3.6.4 Typedef Documentation

**2.13.3.6.4.1 typedef maple\_lte\_sbus\_memmap\_t maple\_wcdma\_sbus\_memmap\_t**

Maple3w SBUS memory map.

## 2.13.3.7 sRIO Memory Map

### 2.13.3.7.1 Overview

Definition of sRIO registers and memory map

## Data Structures

- struct `rapidio_arch_map_t`
- struct `rapidio_port_status_map_t`
- struct `rapidio_lxlp_serial_map_t`
- struct `rapidio_err_log_map_t`
- struct `rapidio_err_phy_map_t`
- struct `rapidio_port_general_map_t`
- struct `rapidio_general_map_t`
- struct `rapidio_rev_map_t`
- struct `rapidio_atmu_out_t`
- struct `rapidio_atmu_in_t`
- struct `rapidio_atmu_map_t`
- struct `srio_memmap_t`

### 2.13.3.7.2 Data Structure Documentation

**2.13.3.7.2.1 struct rapidio\_arch\_map\_t**

RapidIO Architecture Registers.

## Data Fields

- volatile uint32\_t `didcar`
- volatile uint32\_t `dicar`
- volatile uint32\_t `aidcar`
- volatile uint32\_t `aicar`
- volatile uint32\_t `pefcar`
- volatile uint32\_t `socar`
- volatile uint32\_t `docar`
- volatile uint32\_t `dsicar`
- volatile uint32\_t `dsllesr`

- volatile uint32\_t `pellccsr`
- volatile uint32\_t `lcsba1csr`
- volatile uint32\_t `bdidcsr`
- volatile uint32\_t `hbdidlcsr`
- volatile uint32\_t `ctcsr`

#### 2.13.3.7.2.1.1 Field Documentation

##### 2.13.3.7.2.1.2 volatile uint32\_t `rapidio_arch_map_t::didcar`

Device identity capability register.

##### 2.13.3.7.2.1.3 volatile uint32\_t `rapidio_arch_map_t::dicar`

Device information capability register.

##### 2.13.3.7.2.1.4 volatile uint32\_t `rapidio_arch_map_t::aidcar`

Assembly identity capability register.

##### 2.13.3.7.2.1.5 volatile uint32\_t `rapidio_arch_map_t::aicar`

Assembly information capability register.

##### 2.13.3.7.2.1.6 volatile uint32\_t `rapidio_arch_map_t::pefcar`

Processing element features capability register.

##### 2.13.3.7.2.1.7 volatile uint32\_t `rapidio_arch_map_t::socar`

Source operations capability register.

##### 2.13.3.7.2.1.8 volatile uint32\_t `rapidio_arch_map_t::docar`

Destination operations capability register.

##### 2.13.3.7.2.1.9 volatile uint32\_t `rapidio_arch_map_t::dsicar`

Data streaming information capability register - Not implemented on all platforms.

##### 2.13.3.7.2.1.10 volatile uint32\_t `rapidio_arch_map_t::dssicsr`

Data streaming logic layer command and status register - Not implemented on all platforms.

##### 2.13.3.7.2.1.11 volatile uint32\_t `rapidio_arch_map_t::pellccsr`

Processing element logical layer control command and status register.

##### 2.13.3.7.2.1.12 volatile uint32\_t `rapidio_arch_map_t::lcsba1csr`

Local configuration space base address 1 command and status register.

## Architectures

### 2.13.3.7.2.1.13 **volatile uint32\_t rapidio\_arch\_map\_t::bdidcsr**

Base device ID command and status register.

### 2.13.3.7.2.1.14 **volatile uint32\_t rapidio\_arch\_map\_t::hbdidlcsr**

Host base device ID lock command and status register.

### 2.13.3.7.2.1.15 **volatile uint32\_t rapidio\_arch\_map\_t::ctcsr**

Component tag command and status register.

### 2.13.3.7.2.2 **struct rapidio\_port\_status\_map\_t**

RapidIO Port Status Registers.

#### Data Fields

- volatile uint32\_t [lmreqcsr](#)
- volatile uint32\_t [lmrespcsr](#)
- volatile uint32\_t [lascsr](#)
- volatile uint32\_t [escsr](#)
- volatile uint32\_t [ccsr](#)

### 2.13.3.7.2.2.1 **Field Documentation**

#### 2.13.3.7.2.2.2 **volatile uint32\_t rapidio\_port\_status\_map\_t::lmreqcsr**

Port x Link Maintenance request Command and Status Register.

#### 2.13.3.7.2.2.3 **volatile uint32\_t rapidio\_port\_status\_map\_t::lmrespcsr**

Port x Link maintenance response command and status register.

#### 2.13.3.7.2.2.4 **volatile uint32\_t rapidio\_port\_status\_map\_t::lascsr**

Port x Local ackID Command and Status Register.

#### 2.13.3.7.2.2.5 **volatile uint32\_t rapidio\_port\_status\_map\_t::escsr**

Error and status command and status register.

#### 2.13.3.7.2.2.6 **volatile uint32\_t rapidio\_port\_status\_map\_t::ccsr**

Port x Control command and status register.

### 2.13.3.7.2.3 **struct rapidio\_1xlp\_serial\_map\_t**

RapidIO Serial Port Registers.

**Data Fields**

- volatile uint32\_t [pmbh0](#)
- volatile uint32\_t [pltoccsr](#)
- volatile uint32\_t [prtoccsr](#)
- volatile uint32\_t [pgccsr](#)
- [rapidio\\_port\\_status\\_map\\_t port\\_status \[NUMBER\\_OF\\_SRIO\\_PHY\\_PORTS\]](#)

**2.13.3.7.2.3.1 Field Documentation****2.13.3.7.2.3.2 volatile uint32\_t [rapidio\\_1xlp\\_serial\\_map\\_t::pmbh0](#)**

Port maintenance block header 0.

**2.13.3.7.2.3.3 volatile uint32\_t [rapidio\\_1xlp\\_serial\\_map\\_t::pltoccsr](#)**

Port link time-out control command and status register.

**2.13.3.7.2.3.4 volatile uint32\_t [rapidio\\_1xlp\\_serial\\_map\\_t::prtoccsr](#)**

Port response time-out control command and status register.

**2.13.3.7.2.3.5 volatile uint32\_t [rapidio\\_1xlp\\_serial\\_map\\_t::pgccsr](#)**

Port General control command and status register (SRIO\_GCCSR)

**2.13.3.7.2.3.6 [rapidio\\_port\\_status\\_map\\_t rapidio\\_1xlp\\_serial\\_map\\_t::port\\_status\[NUMBER\\_OF\\_SRIO\\_PHY\\_PORTS\]](#)**

Ports command and status registers.

**2.13.3.7.2.4 struct [rapidio\\_err\\_log\\_map\\_t](#)**

RapidIO Logical Error Registers.

**Data Fields**

- volatile uint32\_t [erbh](#)
- volatile uint32\_t [tlledcsr](#)
- volatile uint32\_t [tlleecsr](#)
- volatile uint32\_t [tlaccsr](#)
- volatile uint32\_t [tlldidccsr](#)
- volatile uint32\_t [tlcccsr](#)

**2.13.3.7.2.4.1 Field Documentation****2.13.3.7.2.4.2 volatile uint32\_t [rapidio\\_err\\_log\\_map\\_t::erbh](#)**

Error reporting block header.

## Architectures

### **2.13.3.7.2.4.3 volatile uint32\_t rapidio\_err\_log\_map\_t::ltledcsr**

Logical/Transport layer error detect command and status register.

### **2.13.3.7.2.4.4 volatile uint32\_t rapidio\_err\_log\_map\_t::ltleecsr**

Logical/Transport layer error enable command and status register.

### **2.13.3.7.2.4.5 volatile uint32\_t rapidio\_err\_log\_map\_t::ltlaccsr**

Logical/Transport layer address capture command and status register.

### **2.13.3.7.2.4.6 volatile uint32\_t rapidio\_err\_log\_map\_t::ltldidccsr**

Logical/Transport layer device ID capture command and status register.

### **2.13.3.7.2.4.7 volatile uint32\_t rapidio\_err\_log\_map\_t::ltlcccsr**

Logical/Transport layer control capture command and status register.

## **2.13.3.7.2.5 struct rapidio\_err\_phy\_map\_t**

RapidIO Physical Error Registers.

### **Data Fields**

- volatile uint32\_t [edcsr](#)
- volatile uint32\_t [erecsr](#)
- volatile uint32\_t [ecacsr](#)
- volatile uint32\_t [pcseccsr](#) [4]
- volatile uint32\_t [ercsr](#)
- volatile uint32\_t [ertcsr](#)

### **2.13.3.7.2.5.1 Field Documentation**

#### **2.13.3.7.2.5.2 volatile uint32\_t rapidio\_err\_phy\_map\_t::edcsr**

Port Error detect command and status register.

#### **2.13.3.7.2.5.3 volatile uint32\_t rapidio\_err\_phy\_map\_t::erecsr**

Port Error rate enable command and status register.

#### **2.13.3.7.2.5.4 volatile uint32\_t rapidio\_err\_phy\_map\_t::ecacsr**

Port Error capture attributes command and status.

#### **2.13.3.7.2.5.5 volatile uint32\_t rapidio\_err\_phy\_map\_t::pcseccsr[4]**

Port Packet/control symbol error capture command and status registers.

**2.13.3.7.2.5.6 volatile uint32\_t rapidio\_err\_phy\_map\_t::ercsr**

Port Error rate command and status register.

**2.13.3.7.2.5.7 volatile uint32\_t rapidio\_err\_phy\_map\_t::ertcsr**

Port Error rate threshold command and status register.

**2.13.3.7.2.6 struct rapidio\_port\_general\_map\_t**

RapidIO Port Registers.

**Data Fields**

- volatile uint32\_t pnadidcsr
- volatile uint32\_t pnaacr
- volatile uint32\_t pnlopttlcr
- volatile uint32\_t pniecsr
- volatile uint32\_t pnpcr
- volatile uint32\_t pnslcsr
- volatile uint32\_t pnsleicr

**2.13.3.7.2.6.1 Field Documentation****2.13.3.7.2.6.2 volatile uint32\_t rapidio\_port\_general\_map\_t::pnadidcsr**

Port n Alternate device ID command and status register (SRIO\_P1ADIDCSR)

**2.13.3.7.2.6.3 volatile uint32\_t rapidio\_port\_general\_map\_t::pnaacr**

Port n Accept-all configuration register (SRIO\_P1AACR)

**2.13.3.7.2.6.4 volatile uint32\_t rapidio\_port\_general\_map\_t::pnlopttlcr**

Port n Logical Outbound Packet Time-to-Live Configuration Register (SRIO\_P1LOPTTLCR)

**2.13.3.7.2.6.5 volatile uint32\_t rapidio\_port\_general\_map\_t::pniecsr**

Port n Implementation error command and status register (SRIO\_P1IECSR)

**2.13.3.7.2.6.6 volatile uint32\_t rapidio\_port\_general\_map\_t::pnpcr**

Port n Physical configuration register (SRIO\_P1PCR)

**2.13.3.7.2.6.7 volatile uint32\_t rapidio\_port\_general\_map\_t::pnslcsr**

Port n Serial link command and status register (SRIO\_P1SLCSR)

**2.13.3.7.2.6.8 volatile uint32\_t rapidio\_port\_general\_map\_t::pnsleicr**

Port n Serial link error injection configuration register (SRIO\_P1SLEICR)

## Architectures

### 2.13.3.7.2.7 `struct rapidio_general_map_t`

RapidIO General Registers.

#### Data Fields

- volatile uint32\_t `llcr`
- volatile uint32\_t `epwISR`
- volatile uint32\_t `lreTCR`
- volatile uint32\_t `preTCR`

#### 2.13.3.7.2.7.1 Field Documentation

##### 2.13.3.7.2.7.2 `volatile uint32_t rapidio_general_map_t::llcr`

Logical layer configuration register (SRIO\_LLCR)

##### 2.13.3.7.2.7.3 `volatile uint32_t rapidio_general_map_t::epwISR`

Error / port-write interrupt status register (SRIO\_EPWISR)

##### 2.13.3.7.2.7.4 `volatile uint32_t rapidio_general_map_t::lreTCR`

Logical retry error threshold configuration register (SRIO\_LRETCR)

##### 2.13.3.7.2.7.5 `volatile uint32_t rapidio_general_map_t::preTCR`

Physical retry error threshold configuration register (SRIO\_PRETCR)

### 2.13.3.7.2.8 `struct rapidio_rev_map_t`

RapidIO Revision Registers.

#### Data Fields

- volatile uint32\_t `ipbrr` [2]

#### 2.13.3.7.2.8.1 Field Documentation

##### 2.13.3.7.2.8.2 `volatile uint32_t rapidio_rev_map_t::ipbrr[2]`

IP Block Revision Register (SRIO\_IPBRR1)

### 2.13.3.7.2.9 `struct rapidio_atmu_out_t`

RapidIO Outbound Address Translation Management Unit (ATMU) Registers.

#### Data Fields

- volatile uint32\_t `rowtar`
- volatile uint32\_t `rowtear`
- volatile uint32\_t `rowbar`
- volatile uint32\_t `rowar`

- volatile uint32\_t `rowsr` [3]

#### 2.13.3.7.2.9.1 Field Documentation

#### 2.13.3.7.2.9.2 volatile uint32\_t `rapidio_atmu_out_t::rowtar`

RapidIO outbound window translation address (SRIO\_P1ROWTAR0)

#### 2.13.3.7.2.9.3 volatile uint32\_t `rapidio_atmu_out_t::rowtear`

RapidIO outbound window translation extended address (SRIO\_P1ROWTEAR0)

#### 2.13.3.7.2.9.4 volatile uint32\_t `rapidio_atmu_out_t::rowbar`

RapidIO outbound window base address.

#### 2.13.3.7.2.9.5 volatile uint32\_t `rapidio_atmu_out_t::rowar`

RapidIO outbound window attributes.

#### 2.13.3.7.2.9.6 volatile uint32\_t `rapidio_atmu_out_t::rowsr[3]`

RapidIO outbound window segments.

### 2.13.3.7.2.10 struct `rapidio_atmu_in_t`

RapidIO Inbond Address Translation Management Unit (ATMU) Registers.

#### Data Fields

- volatile uint32\_t `riwtar`
- volatile uint32\_t `riwbar`
- volatile uint32\_t `riwar`

#### 2.13.3.7.2.10.1 Field Documentation

#### 2.13.3.7.2.10.2 volatile uint32\_t `rapidio_atmu_in_t::riwtar`

RapidIO Inbound window translation address register n (SRIO\_P1RIWTAR4)

#### 2.13.3.7.2.10.3 volatile uint32\_t `rapidio_atmu_in_t::riwbar`

RapidIO Inbound window base address register n (SRIO\_P1RIWBAR4)

#### 2.13.3.7.2.10.4 volatile uint32\_t `rapidio_atmu_in_t::riwar`

RapidIO inbound window attributes register n (SRIO\_P1RIWAR4)

### 2.13.3.7.2.11 struct `rapidio_atmu_map_t`

RapidIO Address Translation Management Unit (ATMU) Registers.

## Architectures

### 2.13.3.7.2.12 struct srio\_memmap\_t

RapidIO Memory Map.

#### Data Fields

- `rapidio_arch_map_t rapidio_arch`
- `rapidio_1xlp_serial_map_t rapidio_1xlp_serial`
- `rapidio_err_log_map_t rapidio_err_log`
- `rapidio_err_phy_map_t rapidio_err_phy [NUMBER_OF_SRIO_PHY_PORTS]`
- `rapidio_general_map_t rapidio_general`
- `rapidio_rev_map_t rapidio_rev`
- `rapidio_atmu_map_t rapidio_atmu [NUMBER_OF_SRIO_PHY_PORTS]`

### 2.13.3.7.2.12.1 Field Documentation

#### 2.13.3.7.2.12.2 `rapidio_arch_map_t srio_memmap_t::rapidio_arch`

See [rapidio\\_arch\\_map\\_t](#).

#### 2.13.3.7.2.12.3 `rapidio_1xlp_serial_map_t srio_memmap_t::rapidio_1xlp_serial`

See [rapidio\\_1xlp\\_serial\\_map\\_t](#).

#### 2.13.3.7.2.12.4 `rapidio_err_log_map_t srio_memmap_t::rapidio_err_log`

See [rapidio\\_err\\_log\\_map\\_t](#).

#### 2.13.3.7.2.12.5 `rapidio_err_phy_map_t srio_memmap_t::rapidio_err_phy[NUMBER_OF_SRIO_PHY_PORTS]`

Error phys.

#### 2.13.3.7.2.12.6 `rapidio_general_map_t srio_memmap_t::rapidio_general`

See [rapidio\\_general\\_map\\_t](#).

#### 2.13.3.7.2.12.7 `rapidio_rev_map_t srio_memmap_t::rapidio_rev`

See [rapidio\\_rev\\_map\\_t](#).

#### 2.13.3.7.2.12.8 `rapidio_atmu_map_t srio_memmap_t::rapidio_atmu[NUMBER_OF_SRIO_PHY_PORTS]`

Rapidio ATMU.

### 2.13.3.8 Timers 16 bit Memory Map

#### 2.13.3.8.1 Overview

##### Data Structures

- struct [timer\\_map\\_t](#)
- struct [tmr\\_map\\_t](#)

#### 2.13.3.8.2 Data Structure Documentation

##### 2.13.3.8.2.1 struct timer\_map\_t

SoC Timer Quadrate Registers.

##### Data Fields

- volatile uint16\_t [tmr\\_cmp1](#)
- volatile uint16\_t [tmr\\_cmp2](#)
- volatile uint16\_t [tmr\\_cap](#)
- volatile uint16\_t [tmr\\_load](#)
- volatile uint16\_t [tmr\\_hold](#)
- volatile uint16\_t [tmr\\_cntr](#)
- volatile uint16\_t [tmr\\_ctrl](#)
- volatile uint16\_t [tmr\\_sctl](#)
- volatile uint16\_t [tmr\\_cmpld1](#)
- volatile uint16\_t [tmr\\_cmpld2](#)
- volatile uint16\_t [tmr\\_comscr](#)

##### 2.13.3.8.2.1.1 Field Documentation

###### 2.13.3.8.2.1.2 volatile uint16\_t timer\_map\_t::tmr\_cmp1

Timer channel Compare Register 1.

###### 2.13.3.8.2.1.3 volatile uint16\_t timer\_map\_t::tmr\_cmp2

Timer channel Compare Register 2.

###### 2.13.3.8.2.1.4 volatile uint16\_t timer\_map\_t::tmr\_cap

Timer channel Capture Register.

###### 2.13.3.8.2.1.5 volatile uint16\_t timer\_map\_t::tmr\_load

Timer channel Load Register.

###### 2.13.3.8.2.1.6 volatile uint16\_t timer\_map\_t::tmr\_hold

Timer channel Hold Register.

## Architectures

### 2.13.3.8.2.1.7 `volatile uint16_t timer_map_t::tmr_cntr`

Timer channel Counter Register.

### 2.13.3.8.2.1.8 `volatile uint16_t timer_map_t::tmr_ctrl`

Timer channel Control Register.

### 2.13.3.8.2.1.9 `volatile uint16_t timer_map_t::tmr_sctl`

Timer channel Status and Control Register.

### 2.13.3.8.2.1.10 `volatile uint16_t timer_map_t::tmr_cmpld1`

Timer channel Compare 1 Load Register.

### 2.13.3.8.2.1.11 `volatile uint16_t timer_map_t::tmr_cmpld2`

Timer channel Compare 2 Load Register.

### 2.13.3.8.2.1.12 `volatile uint16_t timer_map_t::tmr_comscr`

Timer channel Comparator Status and Control Register.

## 2.13.3.8.2.2 `struct tmr_map_t`

SoC Timer Registers.

### Data Fields

- `timer_map_t tmr` [NUM\_OF\_HW\_TIMERS\_16b\_PER\_MODULE]

### 2.13.3.8.2.2.1 Field Documentation

### 2.13.3.8.2.2.2 `timer_map_t tmr_map_t::tmr[NUM_OF_HW_TIMERS_16b_PER_MODULE]`

Timer Channels Registers.

## 2.13.3.9 Timers 32 bit Memory Map

### 2.13.3.9.1 Overview

### Data Structures

- struct `timer_32b_map_t`
- struct `tmr32b_map_t`

### 2.13.3.9.2 Data Structure Documentation

#### 2.13.3.9.2.1 struct timer\_32b\_map\_t

SoC 32 bit Timer registers.

##### Data Fields

- volatile uint32\_t tmr\_cmp1
- volatile uint32\_t tmr\_cmp2
- volatile uint32\_t tmr\_cap
- volatile uint32\_t tmr\_load
- volatile uint32\_t tmr\_hold
- volatile uint32\_t tmr\_cntr
- volatile uint32\_t tmr\_ctrl
- volatile uint32\_t tmr\_sctl
- volatile uint32\_t tmr\_cmpld1
- volatile uint32\_t tmr\_cmpld2
- volatile uint32\_t tmr\_comscr

#### 2.13.3.9.2.1.1 Field Documentation

##### 2.13.3.9.2.1.2 volatile uint32\_t timer\_32b\_map\_t::tmr\_cmp1

Timer channel Compare Register 1.

##### 2.13.3.9.2.1.3 volatile uint32\_t timer\_32b\_map\_t::tmr\_cmp2

Timer channel Compare Register 2.

##### 2.13.3.9.2.1.4 volatile uint32\_t timer\_32b\_map\_t::tmr\_cap

Timer channel Capture Register.

##### 2.13.3.9.2.1.5 volatile uint32\_t timer\_32b\_map\_t::tmr\_load

Timer channel Load Register.

##### 2.13.3.9.2.1.6 volatile uint32\_t timer\_32b\_map\_t::tmr\_hold

Timer channel Hold Register.

##### 2.13.3.9.2.1.7 volatile uint32\_t timer\_32b\_map\_t::tmr\_cntr

Timer channel Counter Register.

##### 2.13.3.9.2.1.8 volatile uint32\_t timer\_32b\_map\_t::tmr\_ctrl

Timer channel Control Register.

## Architectures

### 2.13.3.9.2.1.9 **volatile uint32\_t timer\_32b\_map\_t::tmr\_sctl**

Timer channel Status and Control Register.

### 2.13.3.9.2.1.10 **volatile uint32\_t timer\_32b\_map\_t::tmr\_cmpld1**

Timer channel Compare 1 Load Register.

### 2.13.3.9.2.1.11 **volatile uint32\_t timer\_32b\_map\_t::tmr\_cmpld2**

Timer channel Compare 2 Load Register.

### 2.13.3.9.2.1.12 **volatile uint32\_t timer\_32b\_map\_t::tmr\_comscr**

Timer channel Comparator Status and Control Register.

## 2.13.3.9.2.2 **struct tmr32b\_map\_t**

SoC 32 bit Timer Module.

### Data Fields

- [timer\\_32b\\_map\\_t tmr \[NUM\\_OF\\_HW\\_TIMERS\\_32b\\_PER\\_MODULE\]](#)
- [volatile uint32\\_t tmr\\_glb](#)
- [volatile uint32\\_t tmr\\_glbctl](#)
- [volatile uint32\\_t tmr\\_saf](#)
- [volatile uint32\\_t tmr\\_clrl](#)

### 2.13.3.9.2.2.1 Field Documentation

### 2.13.3.9.2.2.2 **timer\_32b\_map\_t tmr32b\_map\_t::tmr[[NUM\\_OF\\_HW\\_TIMERS\\_32b\\_PER\\_MODULE](#)]**

32 bit Timer Channels Registers

### 2.13.3.9.2.2.3 **volatile uint32\_t tmr32b\_map\_t::tmr\_glb**

Timer\_32b Global System Timer Register.

### 2.13.3.9.2.2.4 **volatile uint32\_t tmr32b\_map\_t::tmr\_glbctl**

Timer\_32b Global System Timer Control Register.

### 2.13.3.9.2.2.5 **volatile uint32\_t tmr32b\_map\_t::tmr\_saf**

Timer\_32b Timer Set and Forget Register.

### 2.13.3.9.2.2.6 **volatile uint32\_t tmr32b\_map\_t::tmr\_clrl**

Timer\_32b Timer Clear Lock Register.

### 2.13.3.10 Watchdog timer Memory Map

#### 2.13.3.10.1 Overview

##### Data Structures

- struct [wdt\\_map\\_t](#)

#### 2.13.3.10.2 Data Structure Documentation

##### 2.13.3.10.2.1 struct wdt\_map\_t

Watch Dog Timer 16 bit (WDT) Registers.

##### Data Fields

- volatile uint32\_t [swcrr](#)
- volatile uint32\_t [swcnr](#)
- volatile uint16\_t [swsrr](#)

##### 2.13.3.10.2.1.1 Field Documentation

###### 2.13.3.10.2.1.2 volatile uint32\_t wdt\_map\_t::swcrr

System Watchdog Control Register.

###### 2.13.3.10.2.1.3 volatile uint32\_t wdt\_map\_t::swcnr

System Watchdog Count Register.

###### 2.13.3.10.2.1.4 volatile uint16\_t wdt\_map\_t::swsrr

System Watchdog Service Register.

### 2.13.4 SC39XX Memory Maps

#### 2.13.4.1 Overview

##### Modules

- [SC39XX Platform Memory Maps](#)
- [SC39XX Cluster Memory Maps](#)

## Architectures

### 2.13.4.2 SC39XX Platform Memory Maps

#### 2.13.4.2.1 Overview

##### Data Structures

- struct [dsp\\_plat\\_mmu\\_map\\_t](#)
- struct [dsp\\_plat\\_cme\\_map\\_t](#)
- struct [dsp\\_plat\\_epic\\_map\\_t](#)
- struct [run\\_control\\_map\\_t](#)
- struct [detector\\_map\\_t](#)
- struct [address\\_and\\_data\\_detection\\_map\\_t](#)
- struct [indirect\\_event\\_unit\\_map\\_t](#)
- struct [triad\\_unit\\_map\\_t](#)
- struct [profiling\\_unit\\_map\\_t](#)
- struct [trace\\_unit\\_map\\_t](#)
- struct [dsp\\_plat\\_dtu\\_map\\_t](#)
- struct [dsp\\_plat\\_timer\\_t](#)
- struct [dsp\\_plat\\_timer\\_map\\_t](#)
- struct [dsp\\_plat\\_map\\_t](#)

#### 2.13.4.2.2 Data Structure Documentation

##### 2.13.4.2.2.1 struct [dsp\\_plat\\_mmu\\_map\\_t](#)

Memory Management Unit (MMU) Registers.

##### Data Fields

- volatile uint32\_t [m\\_cr](#)
- volatile uint32\_t [m\\_dvpc](#)
- volatile uint32\_t [m\\_dva](#)
- volatile uint32\_t [m\\_dsr](#)
- volatile uint32\_t [m\\_ndvr](#)
- volatile uint32\_t [m\\_ndsr](#)
- volatile uint32\_t [m\\_pir](#)
- volatile uint32\_t [m\\_dbl](#)
- volatile uint32\_t [m\\_dbe](#)
- volatile uint32\_t [m\\_desra0](#)
- volatile uint32\_t [m\\_desra1](#)
- volatile uint32\_t [m\\_desrs](#)
- volatile uint32\_t [msg\\_pir](#)
- volatile uint32\_t [msg\\_gpir](#)
- volatile uint32\_t [msg\\_lpidr](#)
- volatile uint32\_t [ccsr\\_base](#)
- volatile uint32\_t [m\\_dsdval](#)
- volatile uint32\_t [m\\_dsdmask](#)
- volatile uint32\_t [m\\_dsdpa\\_pl](#)
- volatile uint32\_t [m\\_dsdcb\\_pl](#)
- volatile uint32\_t [m\\_dsdcc\\_pl](#)
- volatile uint32\_t [m\\_dsdcm\\_pl](#)
- volatile uint32\_t [m\\_dsdpa\\_pl\\_sb](#)
- volatile uint32\_t [m\\_dsdcb\\_pl\\_sb](#)

- volatile uint32\_t `m_dsdcc_pl_sb`
- volatile uint32\_t `m_dsdmc_pl_sb`
- volatile uint32\_t `m_dmper`
- volatile uint32\_t `m_wmcfg`
- volatile uint32\_t `m_pva`
- volatile uint32\_t `m_psr`
- volatile uint32\_t `m_npvr`
- volatile uint32\_t `m_npsr`
- volatile uint32\_t `m_pesra0`
- volatile uint32\_t `m_pesra1`
- volatile uint32\_t `m_pesrs`
- volatile uint32\_t `m_psdval`
- volatile uint32\_t `m_psdkmask`
- volatile uint32\_t `m_psda_pl`
- volatile uint32\_t `m_psdb_pl`
- volatile uint32\_t `m_psdc_pl`
- volatile uint32\_t `m_psdm_pl`
- volatile uint32\_t `m_psda_pl_sb`
- volatile uint32\_t `m_psdb_pl_sb`
- volatile uint32\_t `m_psdc_pl_sb`
- volatile uint32\_t `m_psdm_pl_sb`
- volatile uint32\_t `m_pmper`
- volatile uint32\_t `m_dsdca`
- volatile uint32\_t `m_dsdcb`
- volatile uint32\_t `m_dsdcc`
- volatile uint32\_t `m_psda`
- volatile uint32\_t `m_psdb`
- volatile uint32\_t `m_psdc`

#### 2.13.4.2.2.1.1 Field Documentation

#### 2.13.4.2.2.1.2 volatile uint32\_t `dsp_plat_mmu_map_t::m_cr`

MMU Control Register.

#### 2.13.4.2.2.1.3 volatile uint32\_t `dsp_plat_mmu_map_t::m_dvpc`

Data Violation PC Register.

#### 2.13.4.2.2.1.4 volatile uint32\_t `dsp_plat_mmu_map_t::m_dva`

Data Violation Address Register.

#### 2.13.4.2.2.1.5 volatile uint32\_t `dsp_plat_mmu_map_t::m_dsr`

Data Status Register.

#### 2.13.4.2.2.1.6 volatile uint32\_t `dsp_plat_mmu_map_t::m_ndvr`

Non-precise Data Violation Address Register.

## Architectures

### **2.13.4.2.2.1.7 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_ndsr**

Non-precise Data Error Status Register.

### **2.13.4.2.2.1.8 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_pir**

Platform Information Register.

### **2.13.4.2.2.1.9 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dbl**

Doorbell Level Register.

### **2.13.4.2.2.1.10 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dbe**

Doorbell Edge Register.

### **2.13.4.2.2.1.11 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_desra0**

Data Exception Service Routine Address0.

### **2.13.4.2.2.1.12 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_desra1**

Data Exception Service Routine Address1.

### **2.13.4.2.2.1.13 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_desrs**

Data Exception Service Routine Select.

### **2.13.4.2.2.1.14 volatile uint32\_t dsp\_plat\_mmu\_map\_t::msg\_pir**

Message Process ID Register.

### **2.13.4.2.2.1.15 volatile uint32\_t dsp\_plat\_mmu\_map\_t::msg\_gpir**

Message Guest Process ID Register.

### **2.13.4.2.2.1.16 volatile uint32\_t dsp\_plat\_mmu\_map\_t::msg\_lpidr**

Message Logical Process ID Register.

### **2.13.4.2.2.1.17 volatile uint32\_t dsp\_plat\_mmu\_map\_t::ccsr\_base**

CCSR Base Address Register.

### **2.13.4.2.2.1.18 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdval**

Data Segment Descriptor VAL.

### **2.13.4.2.2.1.19 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdmask**

Data Segment Descriptor MASK.

**2.13.4.2.2.1.20 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsda\_pl**

Core Preload Register for Data Segment Descriptor A.

**2.13.4.2.2.1.21 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdb\_pl**

Core Preload Register for Data Segment Descriptor B.

**2.13.4.2.2.1.22 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdcc\_pl**

Core Preload Register for Data Segment Descriptor C.

**2.13.4.2.2.1.23 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdm\_pl**

Core Preload Register for Data Segment Descriptor M.

**2.13.4.2.2.1.24 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsda\_pl\_sb**

Slave Preload Register for Data Segment Descriptor A.

**2.13.4.2.2.1.25 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdb\_pl\_sb**

Slave Preload Register for Data Segment Descriptor B.

**2.13.4.2.2.1.26 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdcc\_pl\_sb**

Slave Preload Register for Data Segment Descriptor C.

**2.13.4.2.2.1.27 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdm\_pl\_sb**

Slave Preload Register for Data Segment Descriptor M.

**2.13.4.2.2.1.28 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dmper**

Data MATT Programming Error Register.

**2.13.4.2.2.1.29 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_wmcfg**

SGB Watermark preload value.

**2.13.4.2.2.1.30 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsda**

Data Segment Descriptor Registers A0.

**2.13.4.2.2.1.31 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdb**

Data Segment Descriptor Registers B0.

**2.13.4.2.2.1.32 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_dsdcc**

Data Segment Descriptor Registers C0.

## Architectures

### **2.13.4.2.2.1.33 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_pva**

Program Violation Address Register.

### **2.13.4.2.2.1.34 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psr**

Program Status Register.

### **2.13.4.2.2.1.35 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_npvr**

Non-precise Program Violation Address Register.

### **2.13.4.2.2.1.36 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_npsr**

Non-precise Program Error Status Register.

### **2.13.4.2.2.1.37 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_pesra0**

Program Exception Service Routine Address0.

### **2.13.4.2.2.1.38 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_pesra1**

Program Exception Service Routine Address1.

### **2.13.4.2.2.1.39 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_pesrs**

Program Exception Service Routine Select.

### **2.13.4.2.2.1.40 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdval**

Program Segment Descriptor VAL.

### **2.13.4.2.2.1.41 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdkmask**

Program Segment Descriptor MASK.

### **2.13.4.2.2.1.42 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psda\_pl**

Core Preload Register for Program Segment Descriptor A.

### **2.13.4.2.2.1.43 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdb\_pl**

Core Preload Register for Program Segment Descriptor B.

### **2.13.4.2.2.1.44 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdc\_pl**

Core Preload Register for Program Segment Descriptor C.

### **2.13.4.2.2.1.45 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdm\_pl**

Core Preload Register for Program Segment Descriptor M.

**2.13.4.2.2.1.46 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psda\_pl\_sb**

Slave Preload Register for Program Segment Descriptor A.

**2.13.4.2.2.1.47 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdb\_pl\_sb**

Slave Preload Register for Program Segment Descriptor B.

**2.13.4.2.2.1.48 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdc\_pl\_sb**

Slave Preload Register for Program Segment Descriptor C.

**2.13.4.2.2.1.49 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdm\_pl\_sb**

Slave Preload Register for Program Segment Descriptor M.

**2.13.4.2.2.1.50 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_pmper**

Program MATT Programming Error Register.

**2.13.4.2.2.1.51 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psda**

Program Segment Descriptor Registers A0.

**2.13.4.2.2.1.52 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdb**

Program Segment Descriptor Registers B0.

**2.13.4.2.2.1.53 volatile uint32\_t dsp\_plat\_mmu\_map\_t::m\_psdc**

Program Segment Descriptor Registers C0.

**2.13.4.2.2.2 struct dsp\_plat\_cme\_map\_t**

Cache Management (CME) Registers.

**Data Fields**

- volatile uint32\_t [cme\\_ctr](#)
- volatile uint32\_t [cme\\_dcc](#)
- volatile uint32\_t [cme\\_dca](#)
- volatile uint32\_t [cme\\_dcr](#)
- volatile uint32\_t [cme\\_qcr](#)
- volatile uint32\_t [cme\\_dqu1](#)
- volatile uint32\_t [cme\\_dqu2](#)
- volatile uint32\_t [cme\\_qcc](#)
- volatile uint32\_t [cme\\_qca](#)
- volatile uint32\_t [cme\\_qu1](#)
- volatile uint32\_t [cme\\_qu2](#)
- volatile uint32\_t [cme\\_cc](#)
- volatile uint32\_t [cme\\_cs](#)
- volatile uint32\_t [cme\\_ca](#)
- volatile uint32\_t [cme\\_cr](#)

## Architectures

- volatile uint32\_t `cme_dst`
- volatile uint32\_t `cme_der`
- volatile uint32\_t `cme_din`
- volatile uint32\_t `cme_dms`
- volatile uint32\_t `cme_pst`
- volatile uint32\_t `cme_per`
- volatile uint32\_t `cme_pin`
- volatile uint32\_t `cme_pms`
- volatile uint32\_t `cme_dc`
- volatile uint32\_t `cme_ds`
- volatile uint32\_t `cme_da`
- volatile uint32\_t `cme_pc`
- volatile uint32\_t `cme_ps`
- volatile uint32\_t `cme_pa`

### 2.13.4.2.2.2.1 Field Documentation

#### 2.13.4.2.2.2.2 `volatile uint32_t dsp_plat_cme_map_t::cme_ctr`

CME Control Register.

#### 2.13.4.2.2.2.3 `volatile uint32_t dsp_plat_cme_map_t::cme_dcc`

CME Debug Channel Control Programming Register.

#### 2.13.4.2.2.2.4 `volatile uint32_t dsp_plat_cme_map_t::cme_dca`

CME Debug Channel Address Programming Register.

#### 2.13.4.2.2.2.5 `volatile uint32_t dsp_plat_cme_map_t::cme_dcr`

CME Debug Status Register.

#### 2.13.4.2.2.2.6 `volatile uint32_t dsp_plat_cme_map_t::cme_qcr`

CME External Query Status Register.

#### 2.13.4.2.2.2.7 `volatile uint32_t dsp_plat_cme_map_t::cme_dqu1`

CME Debug Query Result Register 1.

#### 2.13.4.2.2.2.8 `volatile uint32_t dsp_plat_cme_map_t::cme_dqu2`

CME Debug Query Result Register 2.

#### 2.13.4.2.2.2.9 `volatile uint32_t dsp_plat_cme_map_t::cme_qcc`

CME External Query Control Programming Register.

#### 2.13.4.2.2.2.10 `volatile uint32_t dsp_plat_cme_map_t::cme_qca`

CME External Query Address Programming Register.

**2.13.4.2.2.2.11 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_qu1**

CME External Query Result Register 1.

**2.13.4.2.2.2.12 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_qu2**

CME External Query Result Register 2.

**2.13.4.2.2.2.13 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_cc**

CME Block Control Programming Register.

**2.13.4.2.2.2.14 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_cs**

CME Block Stride Programming Register.

**2.13.4.2.2.2.15 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_ca**

CME Block Address Programming Register.

**2.13.4.2.2.2.16 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_cr**

CME Block Programming Status Register.

**2.13.4.2.2.2.17 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_dst**

CME Data Status Register.

**2.13.4.2.2.2.18 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_der**

CME Data Error Register.

**2.13.4.2.2.2.19 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_din**

CME Data Interrupt Status Register.

**2.13.4.2.2.2.20 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_dms**

CME Data External Doorbell Interrupt Status Register.

**2.13.4.2.2.2.21 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_dc**

CME Data Channel Control 0 Register.

**2.13.4.2.2.2.22 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_ds**

CME Data Channel Stride 0 Register.

**2.13.4.2.2.2.23 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_da**

CME Data Channel Address 0 Register.

## Architectures

### **2.13.4.2.2.2.24 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_pst**

CME Program Status Register.

### **2.13.4.2.2.2.25 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_per**

CME Program Error Register.

### **2.13.4.2.2.2.26 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_pin**

CME Program Interrupt Status Register.

### **2.13.4.2.2.2.27 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_pms**

CME Program External Doorbell Interrupt Status Register.

### **2.13.4.2.2.2.28 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_pc**

CME Program Channel Control 1 Register.

### **2.13.4.2.2.2.29 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_ps**

CME Program Channel Stride 1 Register.

### **2.13.4.2.2.2.30 volatile uint32\_t dsp\_plat\_cme\_map\_t::cme\_pa**

CME Program Channel Address 1 Register.

### **2.13.4.2.2.3 struct dsp\_plat\_epic\_map\_t**

Extended Programmable Interrupt Controller (EPIC) Registers.

#### **Data Fields**

- volatile uint32\_t **p\_ipl** [NUMBER\_OF\_IPL\_REGISTERS]
- volatile uint32\_t **p\_disp** [NUMBER\_OF\_DISP\_REGISTERS]
- volatile uint32\_t **p\_trgt** [NUMBER\_OF\_TRGT\_REGISTERS]
- volatile uint32\_t **p\_elr** [NUMBER\_OF\_ELR\_REGSISTERS]
- volatile uint32\_t **p\_ipr** [NUMBER\_OF\_IPR\_REGSISTERS]
- volatile uint32\_t **p\_endis** [NUMBER\_OF\_ENDIS\_REGSISTERS]
- volatile uint32\_t **p\_swii**
- volatile uint32\_t **p\_di**

### **2.13.4.2.2.3.1 Field Documentation**

#### **2.13.4.2.2.3.2 volatile uint32\_t dsp\_plat\_epic\_map\_t::p\_ipl[NUMBER\_OF\_IPL\_REGISTERS]**

EPIC Interrupt Priority Level Registers.

#### **2.13.4.2.2.3.3 volatile uint32\_t dsp\_plat\_epic\_map\_t::p\_disp[NUMBER\_OF\_DISP\_REGISTERS]**

EPIC Interrupt Dispatcher Selector Register.

**2.13.4.2.2.3.4 volatile uint32\_t dsp\_plat\_epic\_map\_t::p\_trgt[NUMBER\_OF\_TRGT\_REGISTERS]**

EPIC Interrupt Dispatcher Target Register.

**2.13.4.2.2.3.5 volatile uint32\_t dsp\_plat\_epic\_map\_t::p\_elr[NUMBER\_OF\_ELR\_REGSISTERS]**

EPIC Edge/Level Trigger Registers.

**2.13.4.2.2.3.6 volatile uint32\_t dsp\_plat\_epic\_map\_t::p\_ipr[NUMBER\_OF\_IPR\_REGSISTERS]**

EPIC Interrupt Pending Registers.

**2.13.4.2.2.3.7 volatile uint32\_t dsp\_plat\_epic\_map\_t::p\_endis[NUMBER\_OF\_ENDIS\_REGSISTERS]**

EPIC Enable/Disable Interrupts Registers.

**2.13.4.2.2.3.8 volatile uint32\_t dsp\_plat\_epic\_map\_t::p\_swii**

EPIC Software Induced Interrupt Register.

**2.13.4.2.2.3.9 volatile uint32\_t dsp\_plat\_epic\_map\_t::p\_di**

EPIC Disable Interrupts Register.

**2.13.4.2.2.4 struct run\_control\_map\_t**

Run and Control (DTU) Registers.

**Data Fields**

- volatile uint32\_t [ccr](#) [NUMBER\_OF\_CORE\_COMMAND\_REGISTERS]
- volatile uint32\_t [cccr](#)
- volatile uint32\_t [ccd](#) [NUMBER\_OF\_CORE\_COMMAND\_DATA\_REGISTERS]
- volatile uint32\_t [pc\\_next](#)
- volatile uint32\_t [rcr](#)
- volatile uint32\_t [dmeer](#)
- volatile uint32\_t [dmrsr](#)
- volatile uint32\_t [dmcsr](#)
- volatile uint32\_t [dhrr](#)
- volatile uint32\_t [dmrr](#)
- volatile uint32\_t [duicr](#)
- volatile uint32\_t [drasr](#)
- volatile uint32\_t [desr](#)
- volatile uint32\_t [sasr](#)
- volatile uint32\_t [dturev](#)

## Architectures

### 2.13.4.2.2.4.1 Field Documentation

#### 2.13.4.2.2.4.2 **volatile uint32\_t run\_control\_map\_t::ccr[NUMBER\_OF\_CORE\_COMMAND\_REGISTERS]**

Core Command Registers 3 through 0.

#### 2.13.4.2.2.4.3 **volatile uint32\_t run\_control\_map\_t::cccr**

Core Command control Register.

#### 2.13.4.2.2.4.4 **volatile uint32\_t run\_control\_map\_t::ccd[NUMBER\_OF\_CORE\_COMMAND\_DATA\_REGISTERS]**

core Command Data register

#### 2.13.4.2.2.4.5 **volatile uint32\_t run\_control\_map\_t::pc\_next**

PC for next unexecuted VLES.

#### 2.13.4.2.2.4.6 **volatile uint32\_t run\_control\_map\_t::rcr**

Run Control Register.

#### 2.13.4.2.2.4.7 **volatile uint32\_t run\_control\_map\_t::dmeer**

Debug mode event enabling register.

#### 2.13.4.2.2.4.8 **volatile uint32\_t run\_control\_map\_t::dmrsr**

Debug mode reason status register.

#### 2.13.4.2.2.4.9 **volatile uint32\_t run\_control\_map\_t::dmcsr**

Debug mode control status register.

#### 2.13.4.2.2.4.10 **volatile uint32\_t run\_control\_map\_t::dhrrr**

Debug host resource reservation register.

#### 2.13.4.2.2.4.11 **volatile uint32\_t run\_control\_map\_t::dmrrr**

Debug monitor resources reservation register.

#### 2.13.4.2.2.4.12 **volatile uint32\_t run\_control\_map\_t::duicr**

DTU interface control register.

#### 2.13.4.2.2.4.13 **volatile uint32\_t run\_control\_map\_t::drasr**

Debug resources activity status register.

**2.13.4.2.2.4.14 volatile uint32\_t run\_control\_map\_t::desr**

Debug event status register.

**2.13.4.2.2.4.15 volatile uint32\_t run\_control\_map\_t::sasr**

Subsystem Activity Status Register.

**2.13.4.2.2.4.16 volatile uint32\_t run\_control\_map\_t::dturev**

Debug and Trace Unit Revision Register.

**2.13.4.2.2.5 struct detector\_map\_t**

Detector (DTU) Registers.

**Data Fields**

- volatile uint32\_t [ardcr](#)
- volatile uint32\_t [depcr](#)
- volatile uint32\_t [padrra](#)
- volatile uint32\_t [padrrb](#)

**2.13.4.2.2.5.1 Field Documentation****2.13.4.2.2.5.2 volatile uint32\_t detector\_map\_t::ardcr**

Address Range Detector Control Register.

**2.13.4.2.2.5.3 volatile uint32\_t detector\_map\_t::depcr**

Dual Exact PC Detector Control Register.

**2.13.4.2.2.5.4 volatile uint32\_t detector\_map\_t::padrra**

PC & Address Detector Reference Register A.

**2.13.4.2.2.5.5 volatile uint32\_t detector\_map\_t::padrrb**

PC & Address Detector Reference Register B.

**2.13.4.2.2.6 struct address\_and\_data\_detection\_map\_t**

Address and Data Detection Unit (DTU) Registers.

**Data Fields**

- [detector\\_map\\_t detector](#) [4]

## Architectures

### 2.13.4.2.2.6.1 Field Documentation

### 2.13.4.2.2.6.2 `detector_map_t address_and_data_detection_map_t::detector[4]`

Detectors control and reference registers.

### 2.13.4.2.2.7 `struct indirect_event_unit_map_t`

Indirect Event unit (DTU) Registers.

#### Data Fields

- `volatile uint32_t iectls`
- `indirect_event_cond_trans_map_t iect [NUMBER_OF_INDIRECT_EVENT_COND_TRANSITION_ON_CONF_REGISTERS]`
- `volatile uint32_t ieutr`

### 2.13.4.2.2.7.1 Field Documentation

### 2.13.4.2.2.7.2 `volatile uint32_t indirect_event_unit_map_t::iectls`

Indirect Control and Status Register.

### 2.13.4.2.2.7.3 `indirect_event_cond_trans_map_t indirect_event_unit_map_t::iect[NUMBER_OF_INDIRECT_EVENT_COND_TRANSITION_CONF_REGISTERS]`

Indirect Event Conditional Transition Configuration Register n.

### 2.13.4.2.2.7.4 `volatile uint32_t indirect_event_unit_map_t::ieutr`

Indirect Event Unconditional Transition Configuration Register.

### 2.13.4.2.2.8 `struct triad_unit_map_t`

Triad Unit (DTU) Registers.

#### Data Fields

- `volatile uint32_t ptcr`
- `volatile uint32_t pcvr [NUMBER_OF_PROFILING_COUNTER_VALUE_REGISTERS_A]`
- `volatile uint32_t pcsr [NUMBER_OF_PROFILING_SNAPSHOT_REGISTERS_A]`

### 2.13.4.2.2.8.1 Field Documentation

### 2.13.4.2.2.8.2 `volatile uint32_t triad_unit_map_t::ptcr`

Profiling Triad Control Register A.

### 2.13.4.2.2.8.3 `volatile uint32_t triad_unit_map_t::pcvr[NUMBER_OF_PROFILING_COUNTER_VALUE_REGISTERS_A]`

Profiling Counter Value Register An.

**2.13.4.2.2.8.4 volatile uint32\_t triad\_unit\_map\_t::pcsr[NUMBER\_OF\_PROFILING\_SNAPSHOTS\_REGISTERS\_A]**

Profiling Counter Snapshot Registers An.

**2.13.4.2.2.9 struct profiling\_unit\_map\_t**

Profiling Unit (DTU) Registers.

**Data Fields**

- volatile uint32\_t pccsr
- triad\_unit\_map\_t triad [2]
- volatile uint32\_t rccr0
- volatile uint32\_t rcvr0
- volatile uint32\_t rccr0
- volatile uint32\_t rccsr0

**2.13.4.2.2.9.1 Field Documentation****2.13.4.2.2.9.2 volatile uint32\_t profiling\_unit\_map\_t::pccsr**

Profiling Counters Control and Status Register.

**2.13.4.2.2.9.3 triad\_unit\_map\_t profiling\_unit\_map\_t::triad[2]**

Profiling triad Counters registers.

**2.13.4.2.2.9.4 volatile uint32\_t profiling\_unit\_map\_t::rccr0**

Reloadable Counter Control Register 0.

**2.13.4.2.2.9.5 volatile uint32\_t profiling\_unit\_map\_t::rcvr0**

Reloadable Counter Value Register 0.

**2.13.4.2.2.9.6 volatile uint32\_t profiling\_unit\_map\_t::rccr0**

Reloadable Counter Reload Register 0.

**2.13.4.2.2.9.7 volatile uint32\_t profiling\_unit\_map\_t::rcsr0**

Reloadable Counter Snapshot Register 0.

**2.13.4.2.2.10 struct trace\_unit\_map\_t**

Trace Unit (DTU) Registers.

**Data Fields**

- volatile uint32\_t tc1
- volatile uint32\_t trsr

## Architectures

- volatile uint32\_t `tc3`
- volatile uint32\_t `tc4`
- volatile uint32\_t `tpmcr`
- volatile uint32\_t `twmsk`
- volatile uint32\_t `tmdati`

### 2.13.4.2.2.10.1 Field Documentation

#### 2.13.4.2.2.10.2 volatile uint32\_t trace\_unit\_map\_t::tc1

Trace Control Register 1.

#### 2.13.4.2.2.10.3 volatile uint32\_t trace\_unit\_map\_t::trs

Trace Status Register.

#### 2.13.4.2.2.10.4 volatile uint32\_t trace\_unit\_map\_t::tc3

Trace Control Register 3.

#### 2.13.4.2.2.10.5 volatile uint32\_t trace\_unit\_map\_t::tc4

Trace Control Register 4.

#### 2.13.4.2.2.10.6 volatile uint32\_t trace\_unit\_map\_t::tpmcr

Trace Profiling Message Control Register.

#### 2.13.4.2.2.10.7 volatile uint32\_t trace\_unit\_map\_t::twmsk

Trace Watchpoint Mask Register.

#### 2.13.4.2.2.10.8 volatile uint32\_t trace\_unit\_map\_t::tmdati

Image of the TMDAT core register.

#### 2.13.4.2.2.11 struct dsp\_plat\_dtu\_map\_t

Debug and Trace Unit (DTU) Registers.

#### 2.13.4.2.2.12 struct dsp\_plat\_timer\_t

Platform Timer Configuration MAP.

## Data Fields

- volatile uint32\_t `tm_tc`
- volatile uint32\_t `tm_tp`

**2.13.4.2.2.12.1 Field Documentation****2.13.4.2.2.12.2 volatile uint32\_t dsp\_plat\_timer\_t::tm\_tc**

Timer Control Register.

**2.13.4.2.2.12.3 volatile uint32\_t dsp\_plat\_timer\_t::tm\_tp**

Timer Pre-load Register.

**2.13.4.2.2.13 struct dsp\_plat\_timer\_map\_t**

Platform Timer Registers.

**Data Fields**

- [dsp\\_plat\\_timer\\_t platform\\_timer](#) [4]
- volatile uint32\_t [tm\\_tv](#) [4]
- volatile uint32\_t [tm\\_sc](#)
- volatile uint32\_t [tm\\_s](#) [2]

**2.13.4.2.2.13.1 Field Documentation****2.13.4.2.2.13.2 dsp\_plat\_timer\_t dsp\_plat\_timer\_map\_t::platform\_timer[4]**

Timers configuration registers.

**2.13.4.2.2.13.3 volatile uint32\_t dsp\_plat\_timer\_map\_t::tm\_tv[4]**

Timer value Register.

**2.13.4.2.2.13.4 volatile uint32\_t dsp\_plat\_timer\_map\_t::tm\_sc**

Timer shadow control.

**2.13.4.2.2.13.5 volatile uint32\_t dsp\_plat\_timer\_map\_t::tm\_s[2]**

Timer shadow value register.

**2.13.4.2.2.14 struct dsp\_plat\_map\_t**

DSP Subsystem memory map.

**Data Fields**

- [dsp\\_plat\\_dcache\\_map\\_t dcache](#)
- [dsp\\_plat\\_icache\\_map\\_t icache](#)
- [dsp\\_plat\\_dtu\\_map\\_t dtu](#)
- [dsp\\_plat\\_mmu\\_map\\_t mmu](#)
- [dsp\\_plat\\_cme\\_map\\_t cme](#)
- [dsp\\_plat\\_epic\\_map\\_t epic](#)
- [dsp\\_plat\\_timer\\_map\\_t timer](#)

## Architectures

### 2.13.4.2.2.14.1 Field Documentation

#### 2.13.4.2.2.14.2 `dsp_plat_dcache_map_t dsp_plat_map_t::dcache`

L1 Data Cache Registers.

#### 2.13.4.2.2.14.3 `dsp_plat_icache_map_t dsp_plat_map_t::icache`

L1 Instruction Cache Registers.

#### 2.13.4.2.2.14.4 `dsp_plat_dtu_map_t dsp_plat_map_t::dtu`

Debug and Trace Unit Registers.

#### 2.13.4.2.2.14.5 `dsp_plat_mmu_map_t dsp_plat_map_t::mmu`

Memory Management Unit Registers.

#### 2.13.4.2.2.14.6 `dsp_plat_cme_map_t dsp_plat_map_t::cme`

Cache management Unit Registers.

#### 2.13.4.2.2.14.7 `dsp_plat_epic_map_t dsp_plat_map_t::epic`

Interrupt Controller Registers.

#### 2.13.4.2.2.14.8 `dsp_plat_timer_map_t dsp_plat_map_t::timer`

Timer Registers.

## 2.13.4.3 SC39XX Cluster Memory Maps

### 2.13.4.3.1 Overview

#### Data Structures

- struct `dsp_cluster_wdt_t`
- struct `l2_partition_id_t`
- struct `dsp_cluster_l2_map_t`
- struct `dsp_cluster_map_t`

### 2.13.4.3.2 Data Structure Documentation

#### 2.13.4.3.2.1 `struct dsp_cluster_wdt_t`

Cluster Watchdog Timer Configuration Map.

**Data Fields**

- volatile uint32\_t [wdtc](#)
- volatile uint32\_t [wdtpl0](#)
- volatile uint32\_t [wdtpl1](#)
- volatile uint32\_t [wdtsc](#)
- volatile uint32\_t [wdtsv0](#)
- volatile uint32\_t [wdtsv1](#)

**2.13.4.3.2.1.1 Field Documentation****2.13.4.3.2.1.2 volatile uint32\_t dsp\_cluster\_wdt\_t::wdtc**

WD Timer <n> Control Register.

**2.13.4.3.2.1.3 volatile uint32\_t dsp\_cluster\_wdt\_t::wdtpl0**

WD Timer <n> Pre-load Register 0.

**2.13.4.3.2.1.4 volatile uint32\_t dsp\_cluster\_wdt\_t::wdtpl1**

WD Timer <n> Pre-load Register 1.

**2.13.4.3.2.1.5 volatile uint32\_t dsp\_cluster\_wdt\_t::wdtsc**

WD Shadow Register <n> Control.

**2.13.4.3.2.1.6 volatile uint32\_t dsp\_cluster\_wdt\_t::wdtsv0**

WD Shadow Value <n> Register 0.

**2.13.4.3.2.1.7 volatile uint32\_t dsp\_cluster\_wdt\_t::wdtsv1**

WD Shadow Value <n> Register 1.

**2.13.4.3.2.2 struct l2\_partition\_id\_t**

L2 partition control map.

**Data Fields**

- volatile uint32\_t [l2pir](#)
- volatile uint32\_t [l2par](#)
- volatile uint32\_t [l2pwr](#)

**2.13.4.3.2.2.1 Field Documentation****2.13.4.3.2.2.2 volatile uint32\_t l2\_partition\_id\_t::l2pir**

L2 Cache Partitioning Identification Registers.

## Architectures

### 2.13.4.3.2.2.3 **volatile uint32\_t l2\_partition\_id\_t::l2par**

L2 Cache Partitioning Allocation Registers.

### 2.13.4.3.2.2.4 **volatile uint32\_t l2\_partition\_id\_t::l2pwr**

L2 Cache Partitioning Way Registers.

### 2.13.4.3.2.3 **struct dsp\_cluster\_l2\_map\_t**

DSP Cluster L2 control Map.

#### Data Fields

- volatile uint32\_t l2csr0
- volatile uint32\_t l2csr1
- volatile uint32\_t l2cfg0
- volatile uint32\_t l2errinjhi
- volatile uint32\_t l2errinjlo
- volatile uint32\_t l2errinjctl
- volatile uint32\_t l2captdatahi
- volatile uint32\_t l2captdatalo
- volatile uint32\_t l2captecc
- volatile uint32\_t l2errdet
- volatile uint32\_t l2errdis
- volatile uint32\_t l2errinten
- volatile uint32\_t l2errattr
- volatile uint32\_t l2erreaddr
- volatile uint32\_t l2erraddr
- volatile uint32\_t l2errctl

#### 2.13.4.3.2.3.1 Field Documentation

### 2.13.4.3.2.3.2 **volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2csr0**

L2 Cache Control and Status Register 0.

### 2.13.4.3.2.3.3 **volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2csr1**

L2 Cache Control and Status Register 1.

### 2.13.4.3.2.3.4 **volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2cfg0**

L2 Cache Configuration Register 0.

### 2.13.4.3.2.3.5 **volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2errinjhi**

L2 Cache Error Injection Mask High Register.

### 2.13.4.3.2.3.6 **volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2errinjlo**

L2 Cache Error Injection Mask Low Register.

**2.13.4.3.2.3.7 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2errinjctl**

L2 Cache Error Injection Mask Low Register.

**2.13.4.3.2.3.8 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2captdatahi**

L2 Error Capture Data High Register.

**2.13.4.3.2.3.9 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2captdatalo**

L2 Error Capture Data Low Register.

**2.13.4.3.2.3.10 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2captecc**

L2 Cache Error Capture ECC Syndrome Register.

**2.13.4.3.2.3.11 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2errdet**

L2 Cache Error Detect Register.

**2.13.4.3.2.3.12 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2errdis**

L2 Cache Error Disable Register.

**2.13.4.3.2.3.13 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2errinten**

L2 Cache Error Interrupt Enable Register.

**2.13.4.3.2.3.14 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2errattr**

L2 Cache Error Attribute Register.

**2.13.4.3.2.3.15 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2erreaddr**

L2 Error Extended Address Register.

**2.13.4.3.2.3.16 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2erraddr**

L2 Cache Error Address Register.

**2.13.4.3.2.3.17 volatile uint32\_t dsp\_cluster\_l2\_map\_t::l2errctl**

L2 Cache Error Control Register.

**2.13.4.3.2.4 struct dsp\_cluster\_map\_t**

DSP Cluster memory map.

## Architectures

### 2.13.5 B4860 LAW

#### 2.13.5.1 Overview

LAW initialization.

#### Data Structures

- struct `law_init_params_t`

#### Enumerations

- enum `law_win_size_t` {
   
`LAW_WIN_SIZE_ILLIGAL` = 0, `LAW_WIN_SIZE_4K` = 0xB, `LAW_WIN_SIZE_8K` = 0xC,
   
`LAW_WIN_SIZE_16K` = 0xD, `LAW_WIN_SIZE_32K` = 0xE, `LAW_WIN_SIZE_64K` = 0xF,
   
`LAW_WIN_SIZE_128K` = 0x10, `LAW_WIN_SIZE_256K` = 0x11, `LAW_WIN_SIZE_512K` =
 0x12,
   
`LAW_WIN_SIZE_1M` = 0x13, `LAW_WIN_SIZE_2M` = 0x14, `LAW_WIN_SIZE_4M` = 0x15,
   
`LAW_WIN_SIZE_8M` = 0x16, `LAW_WIN_SIZE_16M` = 0x17, `LAW_WIN_SIZE_32M` = 0x18,
   
`LAW_WIN_SIZE_64M` = 0x19, `LAW_WIN_SIZE_128M` = 0x1A, `LAW_WIN_SIZE_256M` =
 0x1B,
   
`LAW_WIN_SIZE_512M` = 0x1C, `LAW_WIN_SIZE_1G` = 0x1D, `LAW_WIN_SIZE_2G` = 0x1E,
   
`LAW_WIN_SIZE_4G` = 0x1F, `LAW_WIN_SIZE_8G` = 0x20, `LAW_WIN_SIZE_16G` = 0x21,
   
`LAW_WIN_SIZE_32G` = 0x22, `LAW_WIN_SIZE_64G` = 0x23 }
- enum `law_win_id_t`
- enum `law_target_id_t`

#### Functions

- os\_status `osLawInitialize` (struct `law_init_params_s` \*soc\_law\_init\_params, unsigned int num\_windows)
- os\_status `b486xLawWinAdd` (`law_win_id_t` law\_index, uint64\_t law\_addr, `law_win_size_t` law\_size, `law_target_id_t` target\_id, uint32\_t csd\_id)
- void `b486xLawWinDisable` (`law_win_id_t` law\_index)
- os\_status `b486xLawWinFindTid` (`law_target_id_t` target\_id, `law_win_size_t` \*size, uint64\_t \*base\_addr)

#### 2.13.5.2 Data Structure Documentation

##### 2.13.5.2.1 struct `law_init_params_t`

Initialization structure of LAW.

## Data Fields

- unsigned int [num\\_windows](#)

### 2.13.5.2.1.1 Field Documentation

#### 2.13.5.2.1.1.1 [unsigned int law\\_init\\_params\\_t::num\\_windows](#)

Number of law windows to initialize, equals number of element in law\_params[].

### 2.13.5.3 Enumeration Type Documentation

#### 2.13.5.3.1 [enum law\\_win\\_size\\_t](#)

LAW window size (Local Access Window size =  $2^{(SIZE+1)}$  )

Enumerator

***LAW\_WIN\_SIZE\_ILLIGAL*** LAW window, illigal size.

***LAW\_WIN\_SIZE\_4K*** LAW window, size is 4K.

***LAW\_WIN\_SIZE\_8K*** LAW window, size is 8K.

***LAW\_WIN\_SIZE\_16K*** LAW window, size is 16K.

***LAW\_WIN\_SIZE\_32K*** LAW window, size is 32K.

***LAW\_WIN\_SIZE\_64K*** LAW window, size is 64K.

***LAW\_WIN\_SIZE\_128K*** LAW window, size is 128K.

***LAW\_WIN\_SIZE\_256K*** LAW window, size is 256K.

***LAW\_WIN\_SIZE\_512K*** LAW window, size is 512K.

***LAW\_WIN\_SIZE\_1M*** LAW window, size is 1M.

***LAW\_WIN\_SIZE\_2M*** LAW window, size is 2M.

***LAW\_WIN\_SIZE\_4M*** LAW window, size is 4M.

***LAW\_WIN\_SIZE\_8M*** LAW window, size is 8M.

***LAW\_WIN\_SIZE\_16M*** LAW window, size is 16M.

***LAW\_WIN\_SIZE\_32M*** LAW window, size is 32M.

***LAW\_WIN\_SIZE\_64M*** LAW window, size is 64M.

***LAW\_WIN\_SIZE\_128M*** LAW window, size is 128M.

***LAW\_WIN\_SIZE\_256M*** LAW window, size is 256M.

***LAW\_WIN\_SIZE\_512M*** LAW window, size is 512M.

***LAW\_WIN\_SIZE\_1G*** LAW window, size is 1G.

***LAW\_WIN\_SIZE\_2G*** LAW window, size is 2G.

***LAW\_WIN\_SIZE\_4G*** LAW window, size is 4G.

***LAW\_WIN\_SIZE\_8G*** LAW window, size is 8G.

***LAW\_WIN\_SIZE\_16G*** LAW window, size is 16G.

***LAW\_WIN\_SIZE\_32G*** LAW window, size is 32G.

***LAW\_WIN\_SIZE\_64G*** LAW window, size is 64G.

## Architectures

### 2.13.5.3.2 enum law\_win\_id\_t

LAW window ID.

### 2.13.5.3.3 enum law\_target\_id\_t

LAW target ID.

## 2.13.5.4 Function Documentation

### 2.13.5.4.1 os\_status osLawInitialize ( struct law\_init\_params\_s \* *soc\_law\_init\_params*, unsigned int *num\_windows* )

LAW initialization method

Parameters

in	<i>soc_law_init_params</i>	- Initialization parameters for the LAW windows
in	<i>num_windows</i>	- Number of LAW windows to initiate

Returns

OS status.

### 2.13.5.4.2 os\_status b486xLawWinAdd ( law\_win\_id\_t *law\_index*, uint64\_t *law\_addr*, law\_win\_size\_t *law\_size*, law\_target\_id\_t *target\_id*, uint32\_t *csd\_id* )

Add a new LAW window

Parameters

in	<i>law_index</i>	- LAW index
in	<i>law_addr</i>	- physical address of LAW window
in	<i>law_size</i>	- size of LAW window
in	<i>target_id</i>	- Target ID

in	<i>csd_id</i>	- Coherency subdomain identifier
----	---------------	----------------------------------

Returns

OS status.

#### 2.13.5.4.3 void b486xLawWinDisable ( law\_win\_id\_t *law\_index* )

Disable given LAW configuration

Parameters

in	<i>law_index</i>	- LAW index
----	------------------	-------------

Returns

OS status.

#### 2.13.5.4.4 os\_status b486xLawWinFindTid ( law\_target\_id\_t *target\_id*, law\_win\_size\_t \* *size*, uint64\_t \* *base\_addr* )

find a LAW with a given target id

Parameters

in	<i>base_addr</i>	- physical address of LAW window
in	<i>size</i>	- size of LAW window
in	<i>target_id</i>	- Target ID

Returns

OS status.

### 2.13.6 DSP Platform Definitions

#### 2.13.6.1 Overview

##### Modules

- SC39XX Definitions

## Architectures

### 2.13.7 SmartDsp OS Devices

#### 2.13.7.1 Overview

##### Modules

- B4860 SmartDsp OS Devices

### 2.13.8 Hardware Semaphore API

#### 2.13.8.1 Overview

##### Macros

- #define `hwSemaphoreIsTaken(sem_num)` (`hwSemaphoreGetVal(sem_num) != 0`)
- #define `hwSemaphoreIsFree(sem_num)` (`hwSemaphoreGetVal(sem_num) == 0`)

##### Functions

- void `hwSemaphoreTake` (int `sem_num`, uint8\_t `val`)
- void `hwSemaphoreIrqTake` (int `sem_num`, uint8\_t `val`)
- void `hwSemaphoreRelease` (int `sem_num`)
- void `hwSemaphoreIrqRelease` (int `sem_num`)
- os\_status `hwSemaphoreTryTake` (int `sem_num`, uint8\_t `val`)
- uint8\_t `hwSemaphoreGetVal` (int `sem_num`)
- os\_status `hwSemaphoreInitialize` ()

#### 2.13.8.2 Macro Definition Documentation

##### 2.13.8.2.1 #define hwSemaphoreIsTaken( `sem_num` ) (`hwSemaphoreGetVal(sem_num) != 0`)

Checks if hardware semaphore is taken.

Parameters

in	<code>sem_num</code>	- Number of the semaphore to check.
----	----------------------	-------------------------------------

Return values

<code>TRUE</code>	- Semaphore is taken
-------------------	----------------------

<i>FALSE</i>	- Semaphore is not taken
--------------	--------------------------

### 2.13.8.2.2 #define hwSemaphoreIsFree( *sem\_num* ) (hwSemaphoreGetVal(*sem\_num*) == 0)

Checks if hardware semaphore is free.

Parameters

in	<i>sem_num</i>	- Number of the semaphore to check.
----	----------------	-------------------------------------

Return values

<i>FALSE</i>	- Semaphore is not taken
<i>TRUE</i>	- Semaphore is taken

### 2.13.8.3 Function Documentation

#### 2.13.8.3.1 void hwSemaphoreTake ( int *sem\_num*, uint8\_t *val* )

Performs a busy wait trying to acquire a hardware semaphore.

Parameters

in	<i>sem_num</i>	- Number of the semaphore to take.
in	<i>val</i>	- Value to write to the semaphore (0x01 - 0xFF)

#### 2.13.8.3.2 void hwSemaphoreIrqTake ( int *sem\_num*, uint8\_t *val* )

Disables interrupts and then performs a busy wait trying to acquire a hardware semaphore.

Parameters

in	<i>sem_num</i>	- Number of the semaphore to take.
in	<i>val</i>	- Value to write to the semaphore (0x01 - 0xFF)

#### 2.13.8.3.3 void hwSemaphoreRelease ( int *sem\_num* )

Releases a hardware semaphore.

## Architectures

Parameters

in	<i>sem_num</i>	- Number of the semaphore to release.
----	----------------	---------------------------------------

Warning

This function doesn't validate the the software entity releasing the semaphore is the same as that acquired it

### 2.13.8.3.4 void hwSemaphoreIrqRelease ( int *sem\_num* )

Releases a hardware semaphore and then enables interrupts

Parameters

in	<i>sem_num</i>	- Number of the semaphore to release.
----	----------------	---------------------------------------

Warning

This function doesn't validate the the software entity releasing the semaphore is the same as that acquired it

### 2.13.8.3.5 os\_status hwSemaphoreTryTake ( int *sem\_num*, uint8\_t *val* )

Try taking a hardware semaphore.

Parameters

in	<i>sem_num</i>	- Number of the semaphore to take.
in	<i>val</i>	- Value to write to the semaphore (0x01 - 0xFF)

Return values

<i>OS_SUCCESS</i>	- Semaphore taken successfully
<i>OS_FAIL</i>	- Semaphore already taken by other entity

### 2.13.8.3.6 uint8\_t hwSemaphoreGetVal ( int *sem\_num* )

Read the value currently written in a hardware semaphore.

Parameters

in	<i>sem_num</i>	- Number of the semaphore to read.
----	----------------	------------------------------------

Returns

Value currently written

### 2.13.8.3.7 **os\_status hwSemaphoreInitialize( )**

Initializes the hardware semaphore module.

Return values

<i>OS_SUCCESS</i>	- The multicore synchronization module was initialized successfully.
-------------------	--

## 2.13.9 GPIO (general purpose I/O) API

### 2.13.10 IPC (Inter Process Communication) API

#### 2.13.10.1 Overview

##### Modules

- [B486x IPC \(Inter Process Communication\) API](#)

### 2.13.11 Heterogeneous API

#### 2.13.11.1 Overview

##### Modules

- [B486x Heterogeneous API](#)
- [B486x Heterogeneous Common API](#)
- [B486x Heterogeneous Debug API](#)
- [B486x Heterogeneous Debug print API](#)
- [B486x Heterogeneous IPC API](#)
- [B486x L1 defence heterogeneous API](#)
- [B486x Heterogeneous Memory Descriptor structure API](#)

## Architectures

### 2.13.12 HW Interrupts Map

#### 2.13.12.1 Overview

##### Modules

- B4860 HW Interrupts

#### 2.13.12.2 B4860 HW Interrupts

##### 2.13.12.2.1 Overview

##### Macros

- #define EPIC\_INTERRUPTS\_OFFSET 14
- #define EPIC\_EDGE\_INTERRUPT\_START (EPIC\_INTERRUPTS\_OFFSET + 48)
- #define EPIC\_EDGE\_INTERRUPT\_END (EPIC\_INTERRUPTS\_OFFSET + 95)
- #define EPIC\_INTERNAL\_INTERRUPT\_END (EPIC\_INTERRUPTS\_OFFSET + 0x1F)
- #define OS\_HWI\_DEFAULT\_DISPATCHER osHwiFullScheduler
- #define OS\_SWI\_DEFALT\_DISPATCHER osSwiTaskDispatcher
- #define OS\_TASK\_DEFALT\_DISPATCHER osHwiTaskScheduler

##### EPIC Intercore interrupts

- #define OS\_INT\_FROM\_CORE0\_0 (EPIC\_INTERRUPTS\_OFFSET + 32)
- #define OS\_INT\_FROM\_CORE0\_1 (EPIC\_INTERRUPTS\_OFFSET + 33)
- #define OS\_INT\_FROM\_CORE1\_0 (EPIC\_INTERRUPTS\_OFFSET + 34)
- #define OS\_INT\_FROM\_CORE1\_1 (EPIC\_INTERRUPTS\_OFFSET + 35)
- #define OS\_INT\_FROM\_CORE2\_0 (EPIC\_INTERRUPTS\_OFFSET + 36)
- #define OS\_INT\_FROM\_CORE2\_1 (EPIC\_INTERRUPTS\_OFFSET + 37)
- #define OS\_INT\_FROM\_CORE3\_0 (EPIC\_INTERRUPTS\_OFFSET + 38)
- #define OS\_INT\_FROM\_CORE3\_1 (EPIC\_INTERRUPTS\_OFFSET + 39)
- #define OS\_INT\_FROM\_CORE4\_0 (EPIC\_INTERRUPTS\_OFFSET + 40)
- #define OS\_INT\_FROM\_CORE4\_1 (EPIC\_INTERRUPTS\_OFFSET + 41)
- #define OS\_INT\_FROM\_CORE5\_0 (EPIC\_INTERRUPTS\_OFFSET + 42)
- #define OS\_INT\_FROM\_CORE5\_1 (EPIC\_INTERRUPTS\_OFFSET + 43)

##### EPIC VIRQ Interrupts

- #define OS\_INT\_VIRQ0 (EPIC\_INTERRUPTS\_OFFSET + 64)
- #define OS\_INT\_VIRQ1 (EPIC\_INTERRUPTS\_OFFSET + 65)
- #define OS\_INT\_VIRQ2 (EPIC\_INTERRUPTS\_OFFSET + 66)
- #define OS\_INT\_VIRQ3 (EPIC\_INTERRUPTS\_OFFSET + 67)
- #define OS\_INT\_VIRQ4 (EPIC\_INTERRUPTS\_OFFSET + 68)
- #define OS\_INT\_VIRQ5 (EPIC\_INTERRUPTS\_OFFSET + 69)
- #define OS\_INT\_VIRQ6 (EPIC\_INTERRUPTS\_OFFSET + 70)
- #define OS\_INT\_VIRQ7 (EPIC\_INTERRUPTS\_OFFSET + 71)
- #define OS\_INT\_VIRQ8 (EPIC\_INTERRUPTS\_OFFSET + 72)
- #define OS\_INT\_VIRQ9 (EPIC\_INTERRUPTS\_OFFSET + 73)
- #define OS\_INT\_VIRQ10 (EPIC\_INTERRUPTS\_OFFSET + 74)

- #define OS\_INT\_VIRQ11 (EPIC\_INTERRUPTS\_OFFSET + 75)
- #define OS\_INT\_VIRQ12 (EPIC\_INTERRUPTS\_OFFSET + 76)
- #define OS\_INT\_VIRQ13 (EPIC\_INTERRUPTS\_OFFSET + 77)
- #define OS\_INT\_VIRQ14 (EPIC\_INTERRUPTS\_OFFSET + 78)
- #define OS\_INT\_VIRQ15 (EPIC\_INTERRUPTS\_OFFSET + 79)
- #define OS\_INT\_VIRQ16 (EPIC\_INTERRUPTS\_OFFSET + 80)
- #define OS\_INT\_VIRQ17 (EPIC\_INTERRUPTS\_OFFSET + 81)
- #define OS\_INT\_VIRQ18 (EPIC\_INTERRUPTS\_OFFSET + 82)
- #define OS\_INT\_VIRQ19 (EPIC\_INTERRUPTS\_OFFSET + 83)
- #define OS\_INT\_VIRQ20 (EPIC\_INTERRUPTS\_OFFSET + 84)
- #define OS\_INT\_VIRQ21 (EPIC\_INTERRUPTS\_OFFSET + 85)
- #define OS\_INT\_VIRQ22 (EPIC\_INTERRUPTS\_OFFSET + 86)
- #define OS\_INT\_VIRQ23 (EPIC\_INTERRUPTS\_OFFSET + 87)
- #define OS\_INT\_VIRQ24 (EPIC\_INTERRUPTS\_OFFSET + 88)
- #define OS\_INT\_VIRQ25 (EPIC\_INTERRUPTS\_OFFSET + 89)
- #define OS\_INT\_VIRQ26 (EPIC\_INTERRUPTS\_OFFSET + 90)
- #define OS\_INT\_VIRQ27 (EPIC\_INTERRUPTS\_OFFSET + 91)
- #define OS\_INT\_VIRQ28 (EPIC\_INTERRUPTS\_OFFSET + 92)
- #define OS\_INT\_VIRQ29 (EPIC\_INTERRUPTS\_OFFSET + 93)
- #define OS\_INT\_VIRQ30 (EPIC\_INTERRUPTS\_OFFSET + 94)
- #define OS\_INT\_VIRQ31 (EPIC\_INTERRUPTS\_OFFSET + 95)

## EPIC MAPLE-B3 interrupts

- #define OS\_INT\_MAPLE\_0\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 282)
- #define OS\_INT\_MAPLE\_0\_CH\_1 (OS\_INT\_MAPLE\_0\_CH\_0 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_2 (OS\_INT\_MAPLE\_0\_CH\_1 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_3 (OS\_INT\_MAPLE\_0\_CH\_2 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_4 (OS\_INT\_MAPLE\_0\_CH\_3 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_5 (OS\_INT\_MAPLE\_0\_CH\_4 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_6 (OS\_INT\_MAPLE\_0\_CH\_5 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_7 (OS\_INT\_MAPLE\_0\_CH\_6 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_8 (OS\_INT\_MAPLE\_0\_CH\_7 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_9 (OS\_INT\_MAPLE\_0\_CH\_8 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_10 (OS\_INT\_MAPLE\_0\_CH\_9 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_11 (OS\_INT\_MAPLE\_0\_CH\_10 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_12 (OS\_INT\_MAPLE\_0\_CH\_11 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_13 (OS\_INT\_MAPLE\_0\_CH\_12 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_14 (OS\_INT\_MAPLE\_0\_CH\_13 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_15 (OS\_INT\_MAPLE\_0\_CH\_14 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_16 (OS\_INT\_MAPLE\_0\_CH\_15 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_17 (OS\_INT\_MAPLE\_0\_CH\_16 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_18 (OS\_INT\_MAPLE\_0\_CH\_17 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_19 (OS\_INT\_MAPLE\_0\_CH\_18 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_20 (OS\_INT\_MAPLE\_0\_CH\_19 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_21 (OS\_INT\_MAPLE\_0\_CH\_20 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_22 (OS\_INT\_MAPLE\_0\_CH\_21 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_23 (OS\_INT\_MAPLE\_0\_CH\_22 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_24 (OS\_INT\_MAPLE\_0\_CH\_23 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_25 (OS\_INT\_MAPLE\_0\_CH\_24 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_26 (OS\_INT\_MAPLE\_0\_CH\_25 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_27 (OS\_INT\_MAPLE\_0\_CH\_26 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_28 (OS\_INT\_MAPLE\_0\_CH\_27 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_29 (OS\_INT\_MAPLE\_0\_CH\_28 + 1)
- #define OS\_INT\_MAPLE\_0\_CH\_30 (OS\_INT\_MAPLE\_0\_CH\_29 + 1)

## Architectures

- #define OS\_INT\_MAPLE\_0\_CH\_31(OS\_INT\_MAPLE\_0\_CH\_30 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_0(EPIC\_INTERRUPTS\_OFFSET + 316)
- #define OS\_INT\_MAPLE\_1\_CH\_1(OS\_INT\_MAPLE\_1\_CH\_0 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_2(OS\_INT\_MAPLE\_1\_CH\_1 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_3(OS\_INT\_MAPLE\_1\_CH\_2 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_4(OS\_INT\_MAPLE\_1\_CH\_3 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_5(OS\_INT\_MAPLE\_1\_CH\_4 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_6(OS\_INT\_MAPLE\_1\_CH\_5 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_7(OS\_INT\_MAPLE\_1\_CH\_6 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_8(OS\_INT\_MAPLE\_1\_CH\_7 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_9(OS\_INT\_MAPLE\_1\_CH\_8 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_10(OS\_INT\_MAPLE\_1\_CH\_9 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_11(OS\_INT\_MAPLE\_1\_CH\_10 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_12(OS\_INT\_MAPLE\_1\_CH\_11 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_13(OS\_INT\_MAPLE\_1\_CH\_12 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_14(OS\_INT\_MAPLE\_1\_CH\_13 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_15(OS\_INT\_MAPLE\_1\_CH\_14 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_16(OS\_INT\_MAPLE\_1\_CH\_15 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_17(OS\_INT\_MAPLE\_1\_CH\_16 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_18(OS\_INT\_MAPLE\_1\_CH\_17 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_19(OS\_INT\_MAPLE\_1\_CH\_18 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_20(OS\_INT\_MAPLE\_1\_CH\_19 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_21(OS\_INT\_MAPLE\_1\_CH\_20 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_22(OS\_INT\_MAPLE\_1\_CH\_21 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_23(OS\_INT\_MAPLE\_1\_CH\_22 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_24(OS\_INT\_MAPLE\_1\_CH\_23 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_25(OS\_INT\_MAPLE\_1\_CH\_24 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_26(OS\_INT\_MAPLE\_1\_CH\_25 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_27(OS\_INT\_MAPLE\_1\_CH\_26 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_28(OS\_INT\_MAPLE\_1\_CH\_27 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_29(OS\_INT\_MAPLE\_1\_CH\_28 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_30(OS\_INT\_MAPLE\_1\_CH\_29 + 1)
- #define OS\_INT\_MAPLE\_1\_CH\_31(OS\_INT\_MAPLE\_1\_CH\_30 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_0(EPIC\_INTERRUPTS\_OFFSET + 242)
- #define OS\_INT\_MAPLE\_2\_CH\_1(OS\_INT\_MAPLE\_2\_CH\_0 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_2(OS\_INT\_MAPLE\_2\_CH\_1 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_3(OS\_INT\_MAPLE\_2\_CH\_2 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_4(OS\_INT\_MAPLE\_2\_CH\_3 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_5(OS\_INT\_MAPLE\_2\_CH\_4 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_6(OS\_INT\_MAPLE\_2\_CH\_5 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_7(OS\_INT\_MAPLE\_2\_CH\_6 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_8(OS\_INT\_MAPLE\_2\_CH\_7 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_9(OS\_INT\_MAPLE\_2\_CH\_8 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_10(OS\_INT\_MAPLE\_2\_CH\_9 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_11(OS\_INT\_MAPLE\_2\_CH\_10 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_12(OS\_INT\_MAPLE\_2\_CH\_11 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_13(OS\_INT\_MAPLE\_2\_CH\_12 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_14(OS\_INT\_MAPLE\_2\_CH\_13 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_15(OS\_INT\_MAPLE\_2\_CH\_14 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_16(OS\_INT\_MAPLE\_2\_CH\_15 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_17(OS\_INT\_MAPLE\_2\_CH\_16 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_18(OS\_INT\_MAPLE\_2\_CH\_17 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_19(OS\_INT\_MAPLE\_2\_CH\_18 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_20(OS\_INT\_MAPLE\_2\_CH\_19 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_21(OS\_INT\_MAPLE\_2\_CH\_20 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_22(OS\_INT\_MAPLE\_2\_CH\_21 + 1)

- #define OS\_INT\_MAPLE\_2\_CH\_23 (OS\_INT\_MAPLE\_2\_CH\_22 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_24 (OS\_INT\_MAPLE\_2\_CH\_23 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_25 (OS\_INT\_MAPLE\_2\_CH\_24 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_26 (OS\_INT\_MAPLE\_2\_CH\_25 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_27 (OS\_INT\_MAPLE\_2\_CH\_26 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_28 (OS\_INT\_MAPLE\_2\_CH\_27 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_29 (OS\_INT\_MAPLE\_2\_CH\_28 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_30 (OS\_INT\_MAPLE\_2\_CH\_29 + 1)
- #define OS\_INT\_MAPLE\_2\_CH\_31 (OS\_INT\_MAPLE\_2\_CH\_30 + 1)

### General interrupts - MapleB3

- #define OS\_INT\_MAPLE\_2\_SYS\_ERR (EPIC\_INTERRUPTS\_OFFSET + 240)
- #define OS\_INT\_MAPLE\_2\_ECC\_ERR (EPIC\_INTERRUPTS\_OFFSET + 241)
- #define OS\_INT\_MAPLE\_0\_SYS\_ERR (EPIC\_INTERRUPTS\_OFFSET + 280)
- #define OS\_INT\_MAPLE\_0\_ECC\_ERR (EPIC\_INTERRUPTS\_OFFSET + 281)
- #define OS\_INT\_MAPLE\_1\_SYS\_ERR (EPIC\_INTERRUPTS\_OFFSET + 314)
- #define OS\_INT\_MAPLE\_1\_ECC\_ERR (EPIC\_INTERRUPTS\_OFFSET + 315)

### EPIC OCN DMA interrupts

- #define OS\_INT\_OCN\_DMA0\_CH0 (EPIC\_INTERRUPTS\_OFFSET + 96)
- #define OS\_INT\_OCN\_DMA0\_CH1 (EPIC\_INTERRUPTS\_OFFSET + 97)
- #define OS\_INT\_OCN\_DMA0\_CH2 (EPIC\_INTERRUPTS\_OFFSET + 98)
- #define OS\_INT\_OCN\_DMA0\_CH3 (EPIC\_INTERRUPTS\_OFFSET + 99)
- #define OS\_INT\_OCN\_DMA0\_CH4 (EPIC\_INTERRUPTS\_OFFSET + 100)
- #define OS\_INT\_OCN\_DMA0\_CH5 (EPIC\_INTERRUPTS\_OFFSET + 101)
- #define OS\_INT\_OCN\_DMA0\_CH6 (EPIC\_INTERRUPTS\_OFFSET + 102)
- #define OS\_INT\_OCN\_DMA0\_CH7 (EPIC\_INTERRUPTS\_OFFSET + 103)
- #define OS\_INT\_OCN\_DMA1\_CH0 (EPIC\_INTERRUPTS\_OFFSET + 104)
- #define OS\_INT\_OCN\_DMA1\_CH1 (EPIC\_INTERRUPTS\_OFFSET + 105)
- #define OS\_INT\_OCN\_DMA1\_CH2 (EPIC\_INTERRUPTS\_OFFSET + 106)
- #define OS\_INT\_OCN\_DMA1\_CH3 (EPIC\_INTERRUPTS\_OFFSET + 107)
- #define OS\_INT\_OCN\_DMA1\_CH4 (EPIC\_INTERRUPTS\_OFFSET + 108)
- #define OS\_INT\_OCN\_DMA1\_CH5 (EPIC\_INTERRUPTS\_OFFSET + 109)
- #define OS\_INT\_OCN\_DMA1\_CH6 (EPIC\_INTERRUPTS\_OFFSET + 110)
- #define OS\_INT\_OCN\_DMA1\_CH7 (EPIC\_INTERRUPTS\_OFFSET + 111)
- #define OS\_INT\_PAMU\_OCN\_ERROR (EPIC\_INTERRUPTS\_OFFSET + 480)

### EPIC CPRI interrupts

- #define OS\_INT\_CPRI\_0 (EPIC\_INTERRUPTS\_OFFSET + 146)
- #define OS\_INT\_CPRI\_1 (EPIC\_INTERRUPTS\_OFFSET + 147)
- #define OS\_INT\_CPRI\_2 (EPIC\_INTERRUPTS\_OFFSET + 148)
- #define OS\_INT\_CPRI\_3 (EPIC\_INTERRUPTS\_OFFSET + 149)
- #define OS\_INT\_CPRI\_4 (EPIC\_INTERRUPTS\_OFFSET + 150)
- #define OS\_INT\_CPRI\_5 (EPIC\_INTERRUPTS\_OFFSET + 151)
- #define OS\_INT\_CPRI\_6 (EPIC\_INTERRUPTS\_OFFSET + 152)
- #define OS\_INT\_CPRI\_7 (EPIC\_INTERRUPTS\_OFFSET + 153)
- #define OS\_INT\_CPRI\_8 (EPIC\_INTERRUPTS\_OFFSET + 154)
- #define OS\_INT\_CPRI\_9 (EPIC\_INTERRUPTS\_OFFSET + 155)
- #define OS\_INT\_CPRI\_10 (EPIC\_INTERRUPTS\_OFFSET + 156)
- #define OS\_INT\_CPRI\_11 (EPIC\_INTERRUPTS\_OFFSET + 157)

## Architectures

- #define OS\_INT\_CPRI\_12 (EPIC\_INTERRUPTS\_OFFSET + 158)
- #define OS\_INT\_CPRI\_13 (EPIC\_INTERRUPTS\_OFFSET + 159)
- #define OS\_INT\_CPRI\_14 (EPIC\_INTERRUPTS\_OFFSET + 160)
- #define OS\_INT\_CPRI\_15 (EPIC\_INTERRUPTS\_OFFSET + 161)
- #define OS\_INT\_CPRI\_0\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 130)
- #define OS\_INT\_CPRI\_1\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 131)
- #define OS\_INT\_CPRI\_2\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 132)
- #define OS\_INT\_CPRI\_3\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 133)
- #define OS\_INT\_CPRI\_4\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 134)
- #define OS\_INT\_CPRI\_5\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 135)
- #define OS\_INT\_CPRI\_6\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 136)
- #define OS\_INT\_CPRI\_7\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 137)
- #define OS\_INT\_CPRI\_0\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 138)
- #define OS\_INT\_CPRI\_1\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 139)
- #define OS\_INT\_CPRI\_2\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 140)
- #define OS\_INT\_CPRI\_3\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 141)
- #define OS\_INT\_CPRI\_4\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 142)
- #define OS\_INT\_CPRI\_5\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 143)
- #define OS\_INT\_CPRI\_6\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 144)
- #define OS\_INT\_CPRI\_7\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 145)
- #define OS\_INT\_CPRI\_0\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 114)
- #define OS\_INT\_CPRI\_1\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 115)
- #define OS\_INT\_CPRI\_2\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 116)
- #define OS\_INT\_CPRI\_3\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 117)
- #define OS\_INT\_CPRI\_4\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 118)
- #define OS\_INT\_CPRI\_5\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 119)
- #define OS\_INT\_CPRI\_6\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 120)
- #define OS\_INT\_CPRI\_7\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 121)
- #define OS\_INT\_CPRI\_0\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 122)
- #define OS\_INT\_CPRI\_1\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 123)
- #define OS\_INT\_CPRI\_2\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 124)
- #define OS\_INT\_CPRI\_3\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 125)
- #define OS\_INT\_CPRI\_4\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 126)
- #define OS\_INT\_CPRI\_5\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 127)
- #define OS\_INT\_CPRI\_6\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 128)
- #define OS\_INT\_CPRI\_7\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 129)
- #define OS\_INT\_CPRI\_GEN\_ERR (EPIC\_INTERRUPTS\_OFFSET + 472)

### EPIC EPU interrupts

- #define OS\_INT\_EPU1 (EPIC\_INTERRUPTS\_OFFSET + 434)
- #define OS\_INT\_EPU2 (EPIC\_INTERRUPTS\_OFFSET + 435)

### EPIC SOC\_TIMER interrupts

- #define OS\_INT\_SOC\_TIMER\_0\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 176)
- #define OS\_INT\_SOC\_TIMER\_0\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 177)
- #define OS\_INT\_SOC\_TIMER\_0\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 178)
- #define OS\_INT\_SOC\_TIMER\_0\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 179)
- #define OS\_INT\_SOC\_TIMER\_1\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 180)
- #define OS\_INT\_SOC\_TIMER\_1\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 181)
- #define OS\_INT\_SOC\_TIMER\_1\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 182)
- #define OS\_INT\_SOC\_TIMER\_1\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 183)
- #define OS\_INT\_SOC\_TIMER\_2\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 184)

- #define OS\_INT\_SOC\_TIMER\_2\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 185)
- #define OS\_INT\_SOC\_TIMER\_2\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 186)
- #define OS\_INT\_SOC\_TIMER\_2\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 187)
- #define OS\_INT\_SOC\_TIMER\_3\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 188)
- #define OS\_INT\_SOC\_TIMER\_3\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 189)
- #define OS\_INT\_SOC\_TIMER\_3\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 190)
- #define OS\_INT\_SOC\_TIMER\_3\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 191)
- #define OS\_INT\_SOC\_TIMER\_4\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 192)
- #define OS\_INT\_SOC\_TIMER\_4\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 193)
- #define OS\_INT\_SOC\_TIMER\_4\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 194)
- #define OS\_INT\_SOC\_TIMER\_4\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 195)
- #define OS\_INT\_SOC\_TIMER\_5\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 196)
- #define OS\_INT\_SOC\_TIMER\_5\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 197)
- #define OS\_INT\_SOC\_TIMER\_5\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 198)
- #define OS\_INT\_SOC\_TIMER\_5\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 199)
- #define OS\_INT\_SOC\_TIMER\_6\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 200)
- #define OS\_INT\_SOC\_TIMER\_6\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 201)
- #define OS\_INT\_SOC\_TIMER\_6\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 202)
- #define OS\_INT\_SOC\_TIMER\_6\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 203)
- #define OS\_INT\_SOC\_TIMER\_7\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 204)
- #define OS\_INT\_SOC\_TIMER\_7\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 205)
- #define OS\_INT\_SOC\_TIMER\_7\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 206)
- #define OS\_INT\_SOC\_TIMER\_7\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 207)
- #define OS\_INT\_SOC\_TIMER\_8\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 208)
- #define OS\_INT\_SOC\_TIMER\_8\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 209)
- #define OS\_INT\_SOC\_TIMER\_8\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 210)
- #define OS\_INT\_SOC\_TIMER\_8\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 211)
- #define OS\_INT\_SOC\_TIMER\_9\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 212)
- #define OS\_INT\_SOC\_TIMER\_9\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 213)
- #define OS\_INT\_SOC\_TIMER\_9\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 214)
- #define OS\_INT\_SOC\_TIMER\_9\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 215)
- #define OS\_INT\_SOC\_TIMER\_10\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 216)
- #define OS\_INT\_SOC\_TIMER\_10\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 217)
- #define OS\_INT\_SOC\_TIMER\_10\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 218)
- #define OS\_INT\_SOC\_TIMER\_10\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 219)
- #define OS\_INT\_SOC\_TIMER\_11\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 220)
- #define OS\_INT\_SOC\_TIMER\_11\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 221)
- #define OS\_INT\_SOC\_TIMER\_11\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 222)
- #define OS\_INT\_SOC\_TIMER\_11\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 223)
- #define OS\_INT\_SOC\_TIMER\_12\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 224)
- #define OS\_INT\_SOC\_TIMER\_12\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 225)
- #define OS\_INT\_SOC\_TIMER\_12\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 226)
- #define OS\_INT\_SOC\_TIMER\_12\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 227)
- #define OS\_INT\_SOC\_TIMER\_13\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 228)
- #define OS\_INT\_SOC\_TIMER\_13\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 229)
- #define OS\_INT\_SOC\_TIMER\_13\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 230)
- #define OS\_INT\_SOC\_TIMER\_13\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 231)
- #define OS\_INT\_SOC\_TIMER\_14\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 232)
- #define OS\_INT\_SOC\_TIMER\_14\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 233)
- #define OS\_INT\_SOC\_TIMER\_14\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 234)
- #define OS\_INT\_SOC\_TIMER\_14\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 235)
- #define OS\_INT\_SOC\_TIMER\_15\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 236)
- #define OS\_INT\_SOC\_TIMER\_15\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 237)
- #define OS\_INT\_SOC\_TIMER\_15\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 238)
- #define OS\_INT\_SOC\_TIMER\_15\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 239)

## Architectures

### EPIC\_GCR\_TIMER interrupts

- #define OS\_INT\_GCR\_TIMER\_16 (EPIC\_INTERRUPTS\_OFFSET + 352)
- #define OS\_INT\_GCR\_TIMER\_17 (EPIC\_INTERRUPTS\_OFFSET + 353)
- #define OS\_INT\_GCR\_TIMER\_18 (EPIC\_INTERRUPTS\_OFFSET + 354)
- #define OS\_INT\_GCR\_TIMER\_19 (EPIC\_INTERRUPTS\_OFFSET + 355)
- #define OS\_INT\_GCR\_TIMER\_20 (EPIC\_INTERRUPTS\_OFFSET + 356)
- #define OS\_INT\_GCR\_TIMER\_21 (EPIC\_INTERRUPTS\_OFFSET + 357)
- #define OS\_INT\_GCR\_TIMER\_22 (EPIC\_INTERRUPTS\_OFFSET + 358)
- #define OS\_INT\_GCR\_TIMER\_23 (EPIC\_INTERRUPTS\_OFFSET + 359)
- #define OS\_INT\_GCR\_TIMER\_24 (EPIC\_INTERRUPTS\_OFFSET + 360)
- #define OS\_INT\_GCR\_TIMER\_25 (EPIC\_INTERRUPTS\_OFFSET + 361)
- #define OS\_INT\_GCR\_TIMER\_26 (EPIC\_INTERRUPTS\_OFFSET + 362)
- #define OS\_INT\_GCR\_TIMER\_27 (EPIC\_INTERRUPTS\_OFFSET + 363)
- #define OS\_INT\_GCR\_TIMER\_28 (EPIC\_INTERRUPTS\_OFFSET + 364)
- #define OS\_INT\_GCR\_TIMER\_29 (EPIC\_INTERRUPTS\_OFFSET + 365)
- #define OS\_INT\_GCR\_TIMER\_30 (EPIC\_INTERRUPTS\_OFFSET + 366)
- #define OS\_INT\_GCR\_TIMER\_31 (EPIC\_INTERRUPTS\_OFFSET + 367)

### QMAN/BMAN interrupts

- #define OS\_INT\_QMAN\_PORTAL\_0 (EPIC\_INTERRUPTS\_OFFSET + 368)
- #define OS\_INT\_BMAN\_PORTAL\_0 (EPIC\_INTERRUPTS\_OFFSET + 369)
- #define OS\_INT\_QMAN\_PORTAL\_1 (EPIC\_INTERRUPTS\_OFFSET + 370)
- #define OS\_INT\_BMAN\_PORTAL\_1 (EPIC\_INTERRUPTS\_OFFSET + 371)
- #define OS\_INT\_QMAN\_PORTAL\_2 (EPIC\_INTERRUPTS\_OFFSET + 372)
- #define OS\_INT\_BMAN\_PORTAL\_2 (EPIC\_INTERRUPTS\_OFFSET + 373)
- #define OS\_INT\_QMAN\_PORTAL\_3 (EPIC\_INTERRUPTS\_OFFSET + 374)
- #define OS\_INT\_BMAN\_PORTAL\_3 (EPIC\_INTERRUPTS\_OFFSET + 375)
- #define OS\_INT\_QMAN\_PORTAL\_4 (EPIC\_INTERRUPTS\_OFFSET + 376)
- #define OS\_INT\_BMAN\_PORTAL\_4 (EPIC\_INTERRUPTS\_OFFSET + 377)
- #define OS\_INT\_QMAN\_PORTAL\_5 (EPIC\_INTERRUPTS\_OFFSET + 378)
- #define OS\_INT\_BMAN\_PORTAL\_5 (EPIC\_INTERRUPTS\_OFFSET + 379)
- #define OS\_INT\_QMAN\_PORTAL\_6 (EPIC\_INTERRUPTS\_OFFSET + 380)
- #define OS\_INT\_BMAN\_PORTAL\_6 (EPIC\_INTERRUPTS\_OFFSET + 381)
- #define OS\_INT\_QMAN\_PORTAL\_7 (EPIC\_INTERRUPTS\_OFFSET + 382)
- #define OS\_INT\_BMAN\_PORTAL\_7 (EPIC\_INTERRUPTS\_OFFSET + 383)
- #define OS\_INT\_QMAN\_PORTAL\_8 (EPIC\_INTERRUPTS\_OFFSET + 384)
- #define OS\_INT\_BMAN\_PORTAL\_8 (EPIC\_INTERRUPTS\_OFFSET + 385)
- #define OS\_INT\_QMAN\_PORTAL\_9 (EPIC\_INTERRUPTS\_OFFSET + 386)
- #define OS\_INT\_BMAN\_PORTAL\_9 (EPIC\_INTERRUPTS\_OFFSET + 387)
- #define OS\_INT\_QMAN\_PORTAL\_10 (EPIC\_INTERRUPTS\_OFFSET + 388)
- #define OS\_INT\_BMAN\_PORTAL\_10 (EPIC\_INTERRUPTS\_OFFSET + 389)
- #define OS\_INT\_QMAN\_PORTAL\_11 (EPIC\_INTERRUPTS\_OFFSET + 390)
- #define OS\_INT\_BMAN\_PORTAL\_11 (EPIC\_INTERRUPTS\_OFFSET + 391)
- #define OS\_INT\_QMAN\_PORTAL\_12 (EPIC\_INTERRUPTS\_OFFSET + 392)
- #define OS\_INT\_BMAN\_PORTAL\_12 (EPIC\_INTERRUPTS\_OFFSET + 393)
- #define OS\_INT\_QMAN\_PORTAL\_13 (EPIC\_INTERRUPTS\_OFFSET + 394)
- #define OS\_INT\_BMAN\_PORTAL\_13 (EPIC\_INTERRUPTS\_OFFSET + 395)
- #define OS\_INT\_QMAN\_PORTAL\_14 (EPIC\_INTERRUPTS\_OFFSET + 396)
- #define OS\_INT\_BMAN\_PORTAL\_14 (EPIC\_INTERRUPTS\_OFFSET + 397)
- #define OS\_INT\_QMAN\_PORTAL\_15 (EPIC\_INTERRUPTS\_OFFSET + 398)
- #define OS\_INT\_BMAN\_PORTAL\_15 (EPIC\_INTERRUPTS\_OFFSET + 399)
- #define OS\_INT\_QMAN\_PORTAL\_16 (EPIC\_INTERRUPTS\_OFFSET + 400)
- #define OS\_INT\_BMAN\_PORTAL\_16 (EPIC\_INTERRUPTS\_OFFSET + 401)

- #define OS\_INT\_QMAN\_PORTAL\_17 (EPIC\_INTERRUPTS\_OFFSET + 402)
- #define OS\_INT\_BMAN\_PORTAL\_17 (EPIC\_INTERRUPTS\_OFFSET + 403)
- #define OS\_INT\_QMAN\_PORTAL\_18 (EPIC\_INTERRUPTS\_OFFSET + 404)
- #define OS\_INT\_BMAN\_PORTAL\_18 (EPIC\_INTERRUPTS\_OFFSET + 405)
- #define OS\_INT\_QMAN\_PORTAL\_19 (EPIC\_INTERRUPTS\_OFFSET + 406)
- #define OS\_INT\_BMAN\_PORTAL\_19 (EPIC\_INTERRUPTS\_OFFSET + 407)
- #define OS\_INT\_QMAN\_PORTAL\_20 (EPIC\_INTERRUPTS\_OFFSET + 408)
- #define OS\_INT\_BMAN\_PORTAL\_20 (EPIC\_INTERRUPTS\_OFFSET + 409)
- #define OS\_INT\_QMAN\_PORTAL\_21 (EPIC\_INTERRUPTS\_OFFSET + 410)
- #define OS\_INT\_BMAN\_PORTAL\_21 (EPIC\_INTERRUPTS\_OFFSET + 411)
- #define OS\_INT\_QMAN\_PORTAL\_22 (EPIC\_INTERRUPTS\_OFFSET + 412)
- #define OS\_INT\_BMAN\_PORTAL\_22 (EPIC\_INTERRUPTS\_OFFSET + 413)
- #define OS\_INT\_QMAN\_PORTAL\_23 (EPIC\_INTERRUPTS\_OFFSET + 414)
- #define OS\_INT\_BMAN\_PORTAL\_23 (EPIC\_INTERRUPTS\_OFFSET + 415)
- #define OS\_INT\_QMAN\_PORTAL\_24 (EPIC\_INTERRUPTS\_OFFSET + 416)
- #define OS\_INT\_BMAN\_PORTAL\_24 (EPIC\_INTERRUPTS\_OFFSET + 417)
- #define OS\_INT\_BMAN\_ERROR (EPIC\_INTERRUPTS\_OFFSET + 475)
- #define OS\_INT\_QMAN\_ERROR (EPIC\_INTERRUPTS\_OFFSET + 476)

### Core Interrupts (not in EPIC)

- #define OS\_INT\_TRAP0 0
- #define OS\_INT\_TRAP1 1
- #define OS\_INT\_ILLEGAL 2
- #define OS\_INT\_IRRECOVERABLE 3
- #define OS\_INT\_IMMUAE 4
- #define OS\_INT\_DMMUAE 5
- #define OS\_INT\_DEBUG0 6
- #define OS\_INT\_DEBUG1 7
- #define OS\_INT\_DEBUG2 8
- #define OS\_INT\_DEBUG3 9
- #define OS\_INT\_SWBE 10
- #define OS\_INT\_RTEST 11
- #define OS\_INT\_HWDE 12
- #define OS\_INT\_PHWDE 13

### Extended Core Interrupts

- #define OS\_INT\_CBE (EPIC\_INTERRUPTS\_OFFSET + 0x0)
- #define OS\_INT\_WE (EPIC\_INTERRUPTS\_OFFSET + 0x1)
- #define OS\_INT\_ICGE (EPIC\_INTERRUPTS\_OFFSET + 0x2)
- #define OS\_INT\_L2E (EPIC\_INTERRUPTS\_OFFSET + 0x4)
- #define OS\_INT\_AXI2ELINK0\_ERR (EPIC\_INTERRUPTS\_OFFSET + 0x5)
- #define OS\_INT\_AXI2ELINK1\_ERR (EPIC\_INTERRUPTS\_OFFSET + 0x6)
- #define OS\_INT\_CMS (EPIC\_INTERRUPTS\_OFFSET + 0x8)
- #define OS\_INT\_CGMS (EPIC\_INTERRUPTS\_OFFSET + 0x9)
- #define OS\_INT\_WDTI (EPIC\_INTERRUPTS\_OFFSET + 0xA)
- #define OS\_INT\_MS (EPIC\_INTERRUPTS\_OFFSET + 0x10)
- #define OS\_INT\_GMS (EPIC\_INTERRUPTS\_OFFSET + 0x11)
- #define OS\_INT\_MMS (EPIC\_INTERRUPTS\_OFFSET + 0x12)
- #define OS\_INT\_I\_TM0 (EPIC\_INTERRUPTS\_OFFSET + 0x14)
- #define OS\_INT\_I\_TM1 (EPIC\_INTERRUPTS\_OFFSET + 0x15)
- #define OS\_INT\_I\_TM2 (EPIC\_INTERRUPTS\_OFFSET + 0x16)
- #define OS\_INT\_I\_TM3 (EPIC\_INTERRUPTS\_OFFSET + 0x17)

## Architectures

- #define OS\_INT\_CBC (EPIC\_INTERRUPTS\_OFFSET + 0x18)
- #define OS\_INT\_AXI2ELINK0\_MON (EPIC\_INTERRUPTS\_OFFSET + 0x1A)
- #define OS\_INT\_AXI2ELINK1\_MON (EPIC\_INTERRUPTS\_OFFSET + 0x1B)
- #define OS\_INT\_IRQ\_0 (EPIC\_INTERRUPTS\_OFFSET + 0x1F0)
- #define OS\_INT\_IRQ\_1 (EPIC\_INTERRUPTS\_OFFSET + 0x1F1)
- #define OS\_INT\_IRQ\_2 (EPIC\_INTERRUPTS\_OFFSET + 0x1F2)
- #define OS\_INT\_IRQ\_3 (EPIC\_INTERRUPTS\_OFFSET + 0x1F3)
- #define OS\_INT\_IRQ\_4 (EPIC\_INTERRUPTS\_OFFSET + 0x1F4)
- #define OS\_INT\_IRQ\_5 (EPIC\_INTERRUPTS\_OFFSET + 0x1F5)
- #define OS\_INT\_IRQ\_6 (EPIC\_INTERRUPTS\_OFFSET + 0x1F6)
- #define OS\_INT\_IRQ\_7 (EPIC\_INTERRUPTS\_OFFSET + 0x1F7)
- #define OS\_INT\_IRQ\_8 (EPIC\_INTERRUPTS\_OFFSET + 0x1F8)
- #define OS\_INT\_IRQ\_9 (EPIC\_INTERRUPTS\_OFFSET + 0x1F9)
- #define OS\_INT\_IRQ\_10 (EPIC\_INTERRUPTS\_OFFSET + 0x1FA)
- #define OS\_INT\_IRQ\_11 (EPIC\_INTERRUPTS\_OFFSET + 0x1FB)
- #define OS\_INT\_MPIC\_CI (EPIC\_INTERRUPTS\_OFFSET + 0x1FD)
- #define OS\_INT\_MPIC (EPIC\_INTERRUPTS\_OFFSET + 0x1FF)

### 2.13.12.2.2 Macro Definition Documentation

#### 2.13.12.2.2.1 #define OS\_INT\_FROM\_CORE0\_0 (EPIC\_INTERRUPTS\_OFFSET + 32)

intercore interrupts from core 0 to core 1

#### 2.13.12.2.2.2 #define OS\_INT\_FROM\_CORE0\_1 (EPIC\_INTERRUPTS\_OFFSET + 33)

intercore interrupts from core 0 to core 1

#### 2.13.12.2.2.3 #define OS\_INT\_FROM\_CORE1\_0 (EPIC\_INTERRUPTS\_OFFSET + 34)

intercore interrupts from core 1 to core 0

#### 2.13.12.2.2.4 #define OS\_INT\_FROM\_CORE1\_1 (EPIC\_INTERRUPTS\_OFFSET + 35)

intercore interrupts from core 0 to core 1

#### 2.13.12.2.2.5 #define OS\_INT\_FROM\_CORE2\_0 (EPIC\_INTERRUPTS\_OFFSET + 36)

intercore interrupts from core 2 to core 0

#### 2.13.12.2.2.6 #define OS\_INT\_FROM\_CORE2\_1 (EPIC\_INTERRUPTS\_OFFSET + 37)

intercore interrupts from core 0 to core 1

#### 2.13.12.2.2.7 #define OS\_INT\_FROM\_CORE3\_0 (EPIC\_INTERRUPTS\_OFFSET + 38)

intercore interrupts from core 3 to core 0

#### 2.13.12.2.2.8 #define OS\_INT\_FROM\_CORE3\_1 (EPIC\_INTERRUPTS\_OFFSET + 39)

intercore interrupts from core 0 to core 1

**2.13.12.2.2.9 #define OS\_INT\_FROM\_CORE4\_0 (EPIC\_INTERRUPTS\_OFFSET + 40)**

intercore interrupts from core 4 to core 0

**2.13.12.2.2.10 #define OS\_INT\_FROM\_CORE4\_1 (EPIC\_INTERRUPTS\_OFFSET + 41)**

intercore interrupts from core 4 to core 1

**2.13.12.2.2.11 #define OS\_INT\_FROM\_CORE5\_0 (EPIC\_INTERRUPTS\_OFFSET + 42)**

intercore interrupts from core 5 to core 0

**2.13.12.2.2.12 #define OS\_INT\_FROM\_CORE5\_1 (EPIC\_INTERRUPTS\_OFFSET + 43)**

intercore interrupts from core 5 to core 1

**2.13.12.2.2.13 #define OS\_INT\_VIRQ0 (EPIC\_INTERRUPTS\_OFFSET + 64)**

virtaul interrupt number 0

**2.13.12.2.2.14 #define OS\_INT\_VIRQ1 (EPIC\_INTERRUPTS\_OFFSET + 65)**

virtaul interrupt number 1

**2.13.12.2.2.15 #define OS\_INT\_VIRQ2 (EPIC\_INTERRUPTS\_OFFSET + 66)**

virtaul interrupt number 2

**2.13.12.2.2.16 #define OS\_INT\_VIRQ3 (EPIC\_INTERRUPTS\_OFFSET + 67)**

virtaul interrupt number 3

**2.13.12.2.2.17 #define OS\_INT\_VIRQ4 (EPIC\_INTERRUPTS\_OFFSET + 68)**

virtaul interrupt number 4

**2.13.12.2.2.18 #define OS\_INT\_VIRQ5 (EPIC\_INTERRUPTS\_OFFSET + 69)**

virtaul interrupt number 5

**2.13.12.2.2.19 #define OS\_INT\_VIRQ6 (EPIC\_INTERRUPTS\_OFFSET + 70)**

virtaul interrupt number 6

**2.13.12.2.2.20 #define OS\_INT\_VIRQ7 (EPIC\_INTERRUPTS\_OFFSET + 71)**

virtaul interrupt number 7

**2.13.12.2.2.21 #define OS\_INT\_VIRQ8 (EPIC\_INTERRUPTS\_OFFSET + 72)**

virtaul interrupt number 8

## Architectures

**2.13.12.2.2.22 #define OS\_INT\_VIRQ9 (EPIC\_INTERRUPTS\_OFFSET + 73)**

virtaul interrupt number 9

**2.13.12.2.2.23 #define OS\_INT\_VIRQ10 (EPIC\_INTERRUPTS\_OFFSET + 74)**

virtaul interrupt number 10

**2.13.12.2.2.24 #define OS\_INT\_VIRQ11 (EPIC\_INTERRUPTS\_OFFSET + 75)**

virtaul interrupt number 11

**2.13.12.2.2.25 #define OS\_INT\_VIRQ12 (EPIC\_INTERRUPTS\_OFFSET + 76)**

virtaul interrupt number 12

**2.13.12.2.2.26 #define OS\_INT\_VIRQ13 (EPIC\_INTERRUPTS\_OFFSET + 77)**

virtaul interrupt number 13

**2.13.12.2.2.27 #define OS\_INT\_VIRQ14 (EPIC\_INTERRUPTS\_OFFSET + 78)**

virtaul interrupt number 14

**2.13.12.2.2.28 #define OS\_INT\_VIRQ15 (EPIC\_INTERRUPTS\_OFFSET + 79)**

virtaul interrupt number 15

**2.13.12.2.2.29 #define OS\_INT\_VIRQ16 (EPIC\_INTERRUPTS\_OFFSET + 80)**

virtaul interrupt number 16

**2.13.12.2.2.30 #define OS\_INT\_VIRQ17 (EPIC\_INTERRUPTS\_OFFSET + 81)**

virtaul interrupt number 17

**2.13.12.2.2.31 #define OS\_INT\_VIRQ18 (EPIC\_INTERRUPTS\_OFFSET + 82)**

virtaul interrupt number 18

**2.13.12.2.2.32 #define OS\_INT\_VIRQ19 (EPIC\_INTERRUPTS\_OFFSET + 83)**

virtaul interrupt number 19

**2.13.12.2.2.33 #define OS\_INT\_VIRQ20 (EPIC\_INTERRUPTS\_OFFSET + 84)**

virtaul interrupt number 20

**2.13.12.2.2.34 #define OS\_INT\_VIRQ21 (EPIC\_INTERRUPTS\_OFFSET + 85)**

virtaul interrupt number 21

**2.13.12.2.2.35 #define OS\_INT\_VIRQ22 (EPIC\_INTERRUPTS\_OFFSET + 86)**

virtaul interrupt number 22

**2.13.12.2.2.36 #define OS\_INT\_VIRQ23 (EPIC\_INTERRUPTS\_OFFSET + 87)**

virtaul interrupt number 23

**2.13.12.2.2.37 #define OS\_INT\_VIRQ24 (EPIC\_INTERRUPTS\_OFFSET + 88)**

virtaul interrupt number 24

**2.13.12.2.2.38 #define OS\_INT\_VIRQ25 (EPIC\_INTERRUPTS\_OFFSET + 89)**

virtaul interrupt number 25

**2.13.12.2.2.39 #define OS\_INT\_VIRQ26 (EPIC\_INTERRUPTS\_OFFSET + 90)**

virtaul interrupt number 26

**2.13.12.2.2.40 #define OS\_INT\_VIRQ27 (EPIC\_INTERRUPTS\_OFFSET + 91)**

virtaul interrupt number 27

**2.13.12.2.2.41 #define OS\_INT\_VIRQ28 (EPIC\_INTERRUPTS\_OFFSET + 92)**

virtaul interrupt number 28

**2.13.12.2.2.42 #define OS\_INT\_VIRQ29 (EPIC\_INTERRUPTS\_OFFSET + 93)**

virtaul interrupt number 29

**2.13.12.2.2.43 #define OS\_INT\_VIRQ30 (EPIC\_INTERRUPTS\_OFFSET + 94)**

virtaul interrupt number 30

**2.13.12.2.2.44 #define OS\_INT\_VIRQ31 (EPIC\_INTERRUPTS\_OFFSET + 95)**

virtaul interrupt number 31

**2.13.12.2.2.45 #define OS\_INT\_MAPLE\_0\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 282)**

MAPLE 0 Channel 0 Interrupt.

**2.13.12.2.2.46 #define OS\_INT\_MAPLE\_0\_CH\_1 (OS\_INT\_MAPLE\_0\_CH\_0 + 1)**

MAPLE 0 Channel 1 Interrupt.

**2.13.12.2.2.47 #define OS\_INT\_MAPLE\_0\_CH\_2 (OS\_INT\_MAPLE\_0\_CH\_1 + 1)**

MAPLE 0 Channel 2 Interrupt.

## Architectures

**2.13.12.2.2.48 #define OS\_INT\_MAPLE\_0\_CH\_3 (OS\_INT\_MAPLE\_0\_CH\_2 + 1)**

MAPLE 0 Channel 3 Interrupt.

**2.13.12.2.2.49 #define OS\_INT\_MAPLE\_0\_CH\_4 (OS\_INT\_MAPLE\_0\_CH\_3 + 1)**

MAPLE 0 Channel 4 Interrupt.

**2.13.12.2.2.50 #define OS\_INT\_MAPLE\_0\_CH\_5 (OS\_INT\_MAPLE\_0\_CH\_4 + 1)**

MAPLE 0 Channel 5 Interrupt.

**2.13.12.2.2.51 #define OS\_INT\_MAPLE\_0\_CH\_6 (OS\_INT\_MAPLE\_0\_CH\_5 + 1)**

MAPLE 0 Channel 6 Interrupt.

**2.13.12.2.2.52 #define OS\_INT\_MAPLE\_0\_CH\_7 (OS\_INT\_MAPLE\_0\_CH\_6 + 1)**

MAPLE 0 Channel 7 Interrupt.

**2.13.12.2.2.53 #define OS\_INT\_MAPLE\_0\_CH\_8 (OS\_INT\_MAPLE\_0\_CH\_7 + 1)**

MAPLE 0 Channel 8 Interrupt.

**2.13.12.2.2.54 #define OS\_INT\_MAPLE\_0\_CH\_9 (OS\_INT\_MAPLE\_0\_CH\_8 + 1)**

MAPLE 0 Channel 9 Interrupt.

**2.13.12.2.2.55 #define OS\_INT\_MAPLE\_0\_CH\_10 (OS\_INT\_MAPLE\_0\_CH\_9 + 1)**

MAPLE 0 Channel 10 Interrupt.

**2.13.12.2.2.56 #define OS\_INT\_MAPLE\_0\_CH\_11 (OS\_INT\_MAPLE\_0\_CH\_10 + 1)**

MAPLE 0 Channel 11 Interrupt.

**2.13.12.2.2.57 #define OS\_INT\_MAPLE\_0\_CH\_12 (OS\_INT\_MAPLE\_0\_CH\_11 + 1)**

MAPLE 0 Channel 12 Interrupt.

**2.13.12.2.2.58 #define OS\_INT\_MAPLE\_0\_CH\_13 (OS\_INT\_MAPLE\_0\_CH\_12 + 1)**

MAPLE 0 Channel 13 Interrupt.

**2.13.12.2.2.59 #define OS\_INT\_MAPLE\_0\_CH\_14 (OS\_INT\_MAPLE\_0\_CH\_13 + 1)**

MAPLE 0 Channel 14 Interrupt.

**2.13.12.2.2.60 #define OS\_INT\_MAPLE\_0\_CH\_15 (OS\_INT\_MAPLE\_0\_CH\_14 + 1)**

MAPLE 0 Channel 15 Interrupt.

**2.13.12.2.2.61 #define OS\_INT\_MAPLE\_0\_CH\_16 (OS\_INT\_MAPLE\_0\_CH\_15 + 1)**

MAPLE 0 Channel 16 Interrupt.

**2.13.12.2.2.62 #define OS\_INT\_MAPLE\_0\_CH\_17 (OS\_INT\_MAPLE\_0\_CH\_16 + 1)**

MAPLE 0 Channel 17 Interrupt.

**2.13.12.2.2.63 #define OS\_INT\_MAPLE\_0\_CH\_18 (OS\_INT\_MAPLE\_0\_CH\_17 + 1)**

MAPLE 0 Channel 18 Interrupt.

**2.13.12.2.2.64 #define OS\_INT\_MAPLE\_0\_CH\_19 (OS\_INT\_MAPLE\_0\_CH\_18 + 1)**

MAPLE 0 Channel 19 Interrupt.

**2.13.12.2.2.65 #define OS\_INT\_MAPLE\_0\_CH\_20 (OS\_INT\_MAPLE\_0\_CH\_19 + 1)**

MAPLE 0 Channel 20 Interrupt.

**2.13.12.2.2.66 #define OS\_INT\_MAPLE\_0\_CH\_21 (OS\_INT\_MAPLE\_0\_CH\_20 + 1)**

MAPLE 0 Channel 21 Interrupt.

**2.13.12.2.2.67 #define OS\_INT\_MAPLE\_0\_CH\_22 (OS\_INT\_MAPLE\_0\_CH\_21 + 1)**

MAPLE 0 Channel 22 Interrupt.

**2.13.12.2.2.68 #define OS\_INT\_MAPLE\_0\_CH\_23 (OS\_INT\_MAPLE\_0\_CH\_22 + 1)**

MAPLE 0 Channel 23 Interrupt.

**2.13.12.2.2.69 #define OS\_INT\_MAPLE\_0\_CH\_24 (OS\_INT\_MAPLE\_0\_CH\_23 + 1)**

MAPLE 0 Channel 24 Interrupt.

**2.13.12.2.2.70 #define OS\_INT\_MAPLE\_0\_CH\_25 (OS\_INT\_MAPLE\_0\_CH\_24 + 1)**

MAPLE 0 Channel 25 Interrupt.

**2.13.12.2.2.71 #define OS\_INT\_MAPLE\_0\_CH\_26 (OS\_INT\_MAPLE\_0\_CH\_25 + 1)**

MAPLE 0 Channel 26 Interrupt.

**2.13.12.2.2.72 #define OS\_INT\_MAPLE\_0\_CH\_27 (OS\_INT\_MAPLE\_0\_CH\_26 + 1)**

MAPLE 0 Channel 27 Interrupt.

**2.13.12.2.2.73 #define OS\_INT\_MAPLE\_0\_CH\_28 (OS\_INT\_MAPLE\_0\_CH\_27 + 1)**

MAPLE 0 Channel 28 Interrupt.

## Architectures

**2.13.12.2.2.74 #define OS\_INT\_MAPLE\_0\_CH\_29 (OS\_INT\_MAPLE\_0\_CH\_28 + 1)**

MAPLE 0 Channel 29 Interrupt.

**2.13.12.2.2.75 #define OS\_INT\_MAPLE\_0\_CH\_30 (OS\_INT\_MAPLE\_0\_CH\_29 + 1)**

MAPLE 0 Channel 30 Interrupt.

**2.13.12.2.2.76 #define OS\_INT\_MAPLE\_0\_CH\_31 (OS\_INT\_MAPLE\_0\_CH\_30 + 1)**

MAPLE 0 Channel 31 Interrupt.

**2.13.12.2.2.77 #define OS\_INT\_MAPLE\_1\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 316)**

MAPLE 1 Channel 0 Interrupt.

**2.13.12.2.2.78 #define OS\_INT\_MAPLE\_1\_CH\_1 (OS\_INT\_MAPLE\_1\_CH\_0 + 1)**

MAPLE 1 Channel 1 Interrupt.

**2.13.12.2.2.79 #define OS\_INT\_MAPLE\_1\_CH\_2 (OS\_INT\_MAPLE\_1\_CH\_1 + 1)**

MAPLE 1 Channel 2 Interrupt.

**2.13.12.2.2.80 #define OS\_INT\_MAPLE\_1\_CH\_3 (OS\_INT\_MAPLE\_1\_CH\_2 + 1)**

MAPLE 1 Channel 3 Interrupt.

**2.13.12.2.2.81 #define OS\_INT\_MAPLE\_1\_CH\_4 (OS\_INT\_MAPLE\_1\_CH\_3 + 1)**

MAPLE 1 Channel 4 Interrupt.

**2.13.12.2.2.82 #define OS\_INT\_MAPLE\_1\_CH\_5 (OS\_INT\_MAPLE\_1\_CH\_4 + 1)**

MAPLE 1 Channel 5 Interrupt.

**2.13.12.2.2.83 #define OS\_INT\_MAPLE\_1\_CH\_6 (OS\_INT\_MAPLE\_1\_CH\_5 + 1)**

MAPLE 1 Channel 6 Interrupt.

**2.13.12.2.2.84 #define OS\_INT\_MAPLE\_1\_CH\_7 (OS\_INT\_MAPLE\_1\_CH\_6 + 1)**

MAPLE 1 Channel 7 Interrupt.

**2.13.12.2.2.85 #define OS\_INT\_MAPLE\_1\_CH\_8 (OS\_INT\_MAPLE\_1\_CH\_7 + 1)**

MAPLE 1 Channel 8 Interrupt.

**2.13.12.2.2.86 #define OS\_INT\_MAPLE\_1\_CH\_9 (OS\_INT\_MAPLE\_1\_CH\_8 + 1)**

MAPLE 1 Channel 9 Interrupt.

**2.13.12.2.2.87 #define OS\_INT\_MAPLE\_1\_CH\_10 (OS\_INT\_MAPLE\_1\_CH\_9 + 1)**

MAPLE 1 Channel 10 Interrupt.

**2.13.12.2.2.88 #define OS\_INT\_MAPLE\_1\_CH\_11 (OS\_INT\_MAPLE\_1\_CH\_10 + 1)**

MAPLE 1 Channel 11 Interrupt.

**2.13.12.2.2.89 #define OS\_INT\_MAPLE\_1\_CH\_12 (OS\_INT\_MAPLE\_1\_CH\_11 + 1)**

MAPLE 1 Channel 12 Interrupt.

**2.13.12.2.2.90 #define OS\_INT\_MAPLE\_1\_CH\_13 (OS\_INT\_MAPLE\_1\_CH\_12 + 1)**

MAPLE 1 Channel 13 Interrupt.

**2.13.12.2.2.91 #define OS\_INT\_MAPLE\_1\_CH\_14 (OS\_INT\_MAPLE\_1\_CH\_13 + 1)**

MAPLE 1 Channel 14 Interrupt.

**2.13.12.2.2.92 #define OS\_INT\_MAPLE\_1\_CH\_15 (OS\_INT\_MAPLE\_1\_CH\_14 + 1)**

MAPLE 1 Channel 15 Interrupt.

**2.13.12.2.2.93 #define OS\_INT\_MAPLE\_1\_CH\_16 (OS\_INT\_MAPLE\_1\_CH\_15 + 1)**

MAPLE 1 Channel 16 Interrupt.

**2.13.12.2.2.94 #define OS\_INT\_MAPLE\_1\_CH\_17 (OS\_INT\_MAPLE\_1\_CH\_16 + 1)**

MAPLE 1 Channel 17 Interrupt.

**2.13.12.2.2.95 #define OS\_INT\_MAPLE\_1\_CH\_18 (OS\_INT\_MAPLE\_1\_CH\_17 + 1)**

MAPLE 1 Channel 18 Interrupt.

**2.13.12.2.2.96 #define OS\_INT\_MAPLE\_1\_CH\_19 (OS\_INT\_MAPLE\_1\_CH\_18 + 1)**

MAPLE 1 Channel 19 Interrupt.

**2.13.12.2.2.97 #define OS\_INT\_MAPLE\_1\_CH\_20 (OS\_INT\_MAPLE\_1\_CH\_19 + 1)**

MAPLE 1 Channel 20 Interrupt.

**2.13.12.2.2.98 #define OS\_INT\_MAPLE\_1\_CH\_21 (OS\_INT\_MAPLE\_1\_CH\_20 + 1)**

MAPLE 1 Channel 21 Interrupt.

**2.13.12.2.2.99 #define OS\_INT\_MAPLE\_1\_CH\_22 (OS\_INT\_MAPLE\_1\_CH\_21 + 1)**

MAPLE 1 Channel 22 Interrupt.

## Architectures

**2.13.12.2.2.100 #define OS\_INT\_MAPLE\_1\_CH\_23 (OS\_INT\_MAPLE\_1\_CH\_22 + 1)**

MAPLE 1 Channel 23 Interrupt.

**2.13.12.2.2.101 #define OS\_INT\_MAPLE\_1\_CH\_24 (OS\_INT\_MAPLE\_1\_CH\_23 + 1)**

MAPLE 1 Channel 24 Interrupt.

**2.13.12.2.2.102 #define OS\_INT\_MAPLE\_1\_CH\_25 (OS\_INT\_MAPLE\_1\_CH\_24 + 1)**

MAPLE 1 Channel 25 Interrupt.

**2.13.12.2.2.103 #define OS\_INT\_MAPLE\_1\_CH\_26 (OS\_INT\_MAPLE\_1\_CH\_25 + 1)**

MAPLE 1 Channel 26 Interrupt.

**2.13.12.2.2.104 #define OS\_INT\_MAPLE\_1\_CH\_27 (OS\_INT\_MAPLE\_1\_CH\_26 + 1)**

MAPLE 1 Channel 27 Interrupt.

**2.13.12.2.2.105 #define OS\_INT\_MAPLE\_1\_CH\_28 (OS\_INT\_MAPLE\_1\_CH\_27 + 1)**

MAPLE 1 Channel 28 Interrupt.

**2.13.12.2.2.106 #define OS\_INT\_MAPLE\_1\_CH\_29 (OS\_INT\_MAPLE\_1\_CH\_28 + 1)**

MAPLE 1 Channel 29 Interrupt.

**2.13.12.2.2.107 #define OS\_INT\_MAPLE\_1\_CH\_30 (OS\_INT\_MAPLE\_1\_CH\_29 + 1)**

MAPLE 1 Channel 30 Interrupt.

**2.13.12.2.2.108 #define OS\_INT\_MAPLE\_1\_CH\_31 (OS\_INT\_MAPLE\_1\_CH\_30 + 1)**

MAPLE 1 Channel 31 Interrupt.

**2.13.12.2.2.109 #define OS\_INT\_MAPLE\_2\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 242)**

MAPLE 2 Channel 0 Interrupt.

**2.13.12.2.2.110 #define OS\_INT\_MAPLE\_2\_CH\_1 (OS\_INT\_MAPLE\_2\_CH\_0 + 1)**

MAPLE 2 Channel 1 Interrupt.

**2.13.12.2.2.111 #define OS\_INT\_MAPLE\_2\_CH\_2 (OS\_INT\_MAPLE\_2\_CH\_1 + 1)**

MAPLE 2 Channel 2 Interrupt.

**2.13.12.2.2.112 #define OS\_INT\_MAPLE\_2\_CH\_3 (OS\_INT\_MAPLE\_2\_CH\_2 + 1)**

MAPLE 2 Channel 3 Interrupt.

**2.13.12.2.2.113 #define OS\_INT\_MAPLE\_2\_CH\_4 (OS\_INT\_MAPLE\_2\_CH\_3 + 1)**

MAPLE 2 Channel 4 Interrupt.

**2.13.12.2.2.114 #define OS\_INT\_MAPLE\_2\_CH\_5 (OS\_INT\_MAPLE\_2\_CH\_4 + 1)**

MAPLE 2 Channel 5 Interrupt.

**2.13.12.2.2.115 #define OS\_INT\_MAPLE\_2\_CH\_6 (OS\_INT\_MAPLE\_2\_CH\_5 + 1)**

MAPLE 2 Channel 6 Interrupt.

**2.13.12.2.2.116 #define OS\_INT\_MAPLE\_2\_CH\_7 (OS\_INT\_MAPLE\_2\_CH\_6 + 1)**

MAPLE 2 Channel 7 Interrupt.

**2.13.12.2.2.117 #define OS\_INT\_MAPLE\_2\_CH\_8 (OS\_INT\_MAPLE\_2\_CH\_7 + 1)**

MAPLE 2 Channel 8 Interrupt.

**2.13.12.2.2.118 #define OS\_INT\_MAPLE\_2\_CH\_9 (OS\_INT\_MAPLE\_2\_CH\_8 + 1)**

MAPLE 2 Channel 9 Interrupt.

**2.13.12.2.2.119 #define OS\_INT\_MAPLE\_2\_CH\_10 (OS\_INT\_MAPLE\_2\_CH\_9 + 1)**

MAPLE 2 Channel 10 Interrupt.

**2.13.12.2.2.120 #define OS\_INT\_MAPLE\_2\_CH\_11 (OS\_INT\_MAPLE\_2\_CH\_10 + 1)**

MAPLE 2 Channel 11 Interrupt.

**2.13.12.2.2.121 #define OS\_INT\_MAPLE\_2\_CH\_12 (OS\_INT\_MAPLE\_2\_CH\_11 + 1)**

MAPLE 2 Channel 12 Interrupt.

**2.13.12.2.2.122 #define OS\_INT\_MAPLE\_2\_CH\_13 (OS\_INT\_MAPLE\_2\_CH\_12 + 1)**

MAPLE 2 Channel 13 Interrupt.

**2.13.12.2.2.123 #define OS\_INT\_MAPLE\_2\_CH\_14 (OS\_INT\_MAPLE\_2\_CH\_13 + 1)**

MAPLE 2 Channel 14 Interrupt.

**2.13.12.2.2.124 #define OS\_INT\_MAPLE\_2\_CH\_15 (OS\_INT\_MAPLE\_2\_CH\_14 + 1)**

MAPLE 2 Channel 15 Interrupt.

**2.13.12.2.2.125 #define OS\_INT\_MAPLE\_2\_CH\_16 (OS\_INT\_MAPLE\_2\_CH\_15 + 1)**

MAPLE 2 Channel 16 Interrupt.

## Architectures

**2.13.12.2.2.126 #define OS\_INT\_MAPLE\_2\_CH\_17 (OS\_INT\_MAPLE\_2\_CH\_16 + 1)**

MAPLE 2 Channel 17 Interrupt.

**2.13.12.2.2.127 #define OS\_INT\_MAPLE\_2\_CH\_18 (OS\_INT\_MAPLE\_2\_CH\_17 + 1)**

MAPLE 2 Channel 18 Interrupt.

**2.13.12.2.2.128 #define OS\_INT\_MAPLE\_2\_CH\_19 (OS\_INT\_MAPLE\_2\_CH\_18 + 1)**

MAPLE 2 Channel 19 Interrupt.

**2.13.12.2.2.129 #define OS\_INT\_MAPLE\_2\_CH\_20 (OS\_INT\_MAPLE\_2\_CH\_19 + 1)**

MAPLE 2 Channel 20 Interrupt.

**2.13.12.2.2.130 #define OS\_INT\_MAPLE\_2\_CH\_21 (OS\_INT\_MAPLE\_2\_CH\_20 + 1)**

MAPLE 2 Channel 21 Interrupt.

**2.13.12.2.2.131 #define OS\_INT\_MAPLE\_2\_CH\_22 (OS\_INT\_MAPLE\_2\_CH\_21 + 1)**

MAPLE 2 Channel 22 Interrupt.

**2.13.12.2.2.132 #define OS\_INT\_MAPLE\_2\_CH\_23 (OS\_INT\_MAPLE\_2\_CH\_22 + 1)**

MAPLE 2 Channel 23 Interrupt.

**2.13.12.2.2.133 #define OS\_INT\_MAPLE\_2\_CH\_24 (OS\_INT\_MAPLE\_2\_CH\_23 + 1)**

MAPLE 2 Channel 24 Interrupt.

**2.13.12.2.2.134 #define OS\_INT\_MAPLE\_2\_CH\_25 (OS\_INT\_MAPLE\_2\_CH\_24 + 1)**

MAPLE 2 Channel 25 Interrupt.

**2.13.12.2.2.135 #define OS\_INT\_MAPLE\_2\_CH\_26 (OS\_INT\_MAPLE\_2\_CH\_25 + 1)**

MAPLE 2 Channel 26 Interrupt.

**2.13.12.2.2.136 #define OS\_INT\_MAPLE\_2\_CH\_27 (OS\_INT\_MAPLE\_2\_CH\_26 + 1)**

MAPLE 2 Channel 27 Interrupt.

**2.13.12.2.2.137 #define OS\_INT\_MAPLE\_2\_CH\_28 (OS\_INT\_MAPLE\_2\_CH\_27 + 1)**

MAPLE 2 Channel 28 Interrupt.

**2.13.12.2.2.138 #define OS\_INT\_MAPLE\_2\_CH\_29 (OS\_INT\_MAPLE\_2\_CH\_28 + 1)**

MAPLE 2 Channel 29 Interrupt.

**2.13.12.2.2.139 #define OS\_INT\_MAPLE\_2\_CH\_30 (OS\_INT\_MAPLE\_2\_CH\_29 + 1)**

MAPLE 2 Channel 30 Interrupt.

**2.13.12.2.2.140 #define OS\_INT\_MAPLE\_2\_CH\_31 (OS\_INT\_MAPLE\_2\_CH\_30 + 1)**

MAPLE 2 Channel 31 Interrupt.

**2.13.12.2.2.141 #define OS\_INT\_MAPLE\_2\_SYS\_ERR (EPIC\_INTERRUPTS\_OFFSET + 240)**

MAPLE general error.

**2.13.12.2.2.142 #define OS\_INT\_MAPLE\_2\_ECC\_ERR (EPIC\_INTERRUPTS\_OFFSET + 241)**

ECC error interrupt of the MAPLE.

**2.13.12.2.2.143 #define OS\_INT\_MAPLE\_0\_SYS\_ERR (EPIC\_INTERRUPTS\_OFFSET + 280)**

MAPLE general error.

**2.13.12.2.2.144 #define OS\_INT\_MAPLE\_0\_ECC\_ERR (EPIC\_INTERRUPTS\_OFFSET + 281)**

ECC error interrupt of the MAPLE.

**2.13.12.2.2.145 #define OS\_INT\_MAPLE\_1\_SYS\_ERR (EPIC\_INTERRUPTS\_OFFSET + 314)**

MAPLE general error.

**2.13.12.2.2.146 #define OS\_INT\_MAPLE\_1\_ECC\_ERR (EPIC\_INTERRUPTS\_OFFSET + 315)**

ECC error interrupt of the MAPLE.

**2.13.12.2.2.147 #define OS\_INT\_CPRI\_0 (EPIC\_INTERRUPTS\_OFFSET + 146)**

CPRI interrupt 0.

**2.13.12.2.2.148 #define OS\_INT\_CPRI\_1 (EPIC\_INTERRUPTS\_OFFSET + 147)**

CPRI interrupt 1.

**2.13.12.2.2.149 #define OS\_INT\_CPRI\_2 (EPIC\_INTERRUPTS\_OFFSET + 148)**

CPRI interrupt 2.

**2.13.12.2.2.150 #define OS\_INT\_CPRI\_3 (EPIC\_INTERRUPTS\_OFFSET + 149)**

CPRI interrupt 3.

**2.13.12.2.2.151 #define OS\_INT\_CPRI\_4 (EPIC\_INTERRUPTS\_OFFSET + 150)**

CPRI interrupt 4.

## Architectures

**2.13.12.2.2.152 #define OS\_INT\_CPRI\_5 (EPIC\_INTERRUPTS\_OFFSET + 151)**

CPRI interrupt 5.

**2.13.12.2.2.153 #define OS\_INT\_CPRI\_6 (EPIC\_INTERRUPTS\_OFFSET + 152)**

CPRI interrupt 6.

**2.13.12.2.2.154 #define OS\_INT\_CPRI\_7 (EPIC\_INTERRUPTS\_OFFSET + 153)**

CPRI interrupt 7.

**2.13.12.2.2.155 #define OS\_INT\_CPRI\_8 (EPIC\_INTERRUPTS\_OFFSET + 154)**

CPRI interrupt 8.

**2.13.12.2.2.156 #define OS\_INT\_CPRI\_9 (EPIC\_INTERRUPTS\_OFFSET + 155)**

CPRI interrupt 9.

**2.13.12.2.2.157 #define OS\_INT\_CPRI\_10 (EPIC\_INTERRUPTS\_OFFSET + 156)**

CPRI interrupt 10.

**2.13.12.2.2.158 #define OS\_INT\_CPRI\_11 (EPIC\_INTERRUPTS\_OFFSET + 157)**

CPRI interrupt 11.

**2.13.12.2.2.159 #define OS\_INT\_CPRI\_12 (EPIC\_INTERRUPTS\_OFFSET + 158)**

CPRI interrupt 12.

**2.13.12.2.2.160 #define OS\_INT\_CPRI\_13 (EPIC\_INTERRUPTS\_OFFSET + 159)**

CPRI interrupt 13.

**2.13.12.2.2.161 #define OS\_INT\_CPRI\_14 (EPIC\_INTERRUPTS\_OFFSET + 160)**

CPRI interrupt 14.

**2.13.12.2.2.162 #define OS\_INT\_CPRI\_15 (EPIC\_INTERRUPTS\_OFFSET + 161)**

CPRI interrupt 15.

**2.13.12.2.2.163 #define OS\_INT\_CPRI\_0\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 130)**

CPRI receive control interrupt of CPRI unit 1.

**2.13.12.2.2.164 #define OS\_INT\_CPRI\_1\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 131)**

CPRI receive control interrupt of CPRI unit 2.

**2.13.12.2.2.165 #define OS\_INT\_CPRI\_2\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 132)**

CPRI receive control interrupt of CPRI unit 3.

**2.13.12.2.2.166 #define OS\_INT\_CPRI\_3\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 133)**

CPRI receive control interrupt of CPRI unit 4.

**2.13.12.2.2.167 #define OS\_INT\_CPRI\_4\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 134)**

CPRI receive control interrupt of CPRI unit 5.

**2.13.12.2.2.168 #define OS\_INT\_CPRI\_5\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 135)**

CPRI receive control interrupt of CPRI unit 6.

**2.13.12.2.2.169 #define OS\_INT\_CPRI\_6\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 136)**

CPRI receive control interrupt of CPRI unit 7.

**2.13.12.2.2.170 #define OS\_INT\_CPRI\_7\_RX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 137)**

CPRI receive control interrupt of CPRI unit 8.

**2.13.12.2.2.171 #define OS\_INT\_CPRI\_0\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 138)**

CPRI transmit control interrupt of CPRI unit 1.

**2.13.12.2.2.172 #define OS\_INT\_CPRI\_1\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 139)**

CPRI transmit control interrupt of CPRI unit 2.

**2.13.12.2.2.173 #define OS\_INT\_CPRI\_2\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 140)**

CPRI transmit control interrupt of CPRI unit 3.

**2.13.12.2.2.174 #define OS\_INT\_CPRI\_3\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 141)**

CPRI transmit control interrupt of CPRI unit 4.

**2.13.12.2.2.175 #define OS\_INT\_CPRI\_4\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 142)**

CPRI transmit control interrupt of CPRI unit 5.

**2.13.12.2.2.176 #define OS\_INT\_CPRI\_5\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 143)**

CPRI transmit control interrupt of CPRI unit 6.

**2.13.12.2.2.177 #define OS\_INT\_CPRI\_6\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 144)**

CPRI transmit control interrupt of CPRI unit 7.

## Architectures

**2.13.12.2.2.178 #define OS\_INT\_CPRI\_7\_TX\_CTRL (EPIC\_INTERRUPTS\_OFFSET + 145)**

CPRI transmit control interrupt of CPRI unit 8.

**2.13.12.2.2.179 #define OS\_INT\_CPRI\_0\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 114)**

CPRI receive control interrupt of CPRI unit 1.

**2.13.12.2.2.180 #define OS\_INT\_CPRI\_1\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 115)**

CPRI receive control interrupt of CPRI unit 2.

**2.13.12.2.2.181 #define OS\_INT\_CPRI\_2\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 116)**

CPRI receive control interrupt of CPRI unit 3.

**2.13.12.2.2.182 #define OS\_INT\_CPRI\_3\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 117)**

CPRI receive control interrupt of CPRI unit 4.

**2.13.12.2.2.183 #define OS\_INT\_CPRI\_4\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 118)**

CPRI receive control interrupt of CPRI unit 5.

**2.13.12.2.2.184 #define OS\_INT\_CPRI\_5\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 119)**

CPRI receive control interrupt of CPRI unit 7.

**2.13.12.2.2.185 #define OS\_INT\_CPRI\_6\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 120)**

CPRI receive control interrupt of CPRI unit 8.

**2.13.12.2.2.186 #define OS\_INT\_CPRI\_7\_RX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 121)**

CPRI receive control interrupt of CPRI unit 9.

**2.13.12.2.2.187 #define OS\_INT\_CPRI\_0\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 122)**

CPRI transmit control interrupt of CPRI unit 1.

**2.13.12.2.2.188 #define OS\_INT\_CPRI\_1\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 123)**

CPRI transmit control interrupt of CPRI unit 2.

**2.13.12.2.2.189 #define OS\_INT\_CPRI\_2\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 124)**

CPRI transmit control interrupt of CPRI unit 3.

**2.13.12.2.2.190 #define OS\_INT\_CPRI\_3\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 125)**

CPRI transmit control interrupt of CPRI unit 4.

**2.13.12.2.2.191 #define OS\_INT\_CPRI\_4\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 126)**

CPRI transmit control interrupt of CPRI unit 5.

**2.13.12.2.2.192 #define OS\_INT\_CPRI\_5\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 127)**

CPRI transmit control interrupt of CPRI unit 6.

**2.13.12.2.2.193 #define OS\_INT\_CPRI\_6\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 128)**

CPRI transmit control interrupt of CPRI unit 7.

**2.13.12.2.2.194 #define OS\_INT\_CPRI\_7\_TX\_TIMING (EPIC\_INTERRUPTS\_OFFSET + 129)**

CPRI transmit control interrupt of CPRI unit 8.

**2.13.12.2.2.195 #define OS\_INT\_CPRI\_GEN\_ERR (EPIC\_INTERRUPTS\_OFFSET + 472)**

CPRI general error interrupt.

**2.13.12.2.2.196 #define OS\_INT\_EPU1 (EPIC\_INTERRUPTS\_OFFSET + 434)**

EPU1 interrupt number.

**2.13.12.2.2.197 #define OS\_INT\_EPU2 (EPIC\_INTERRUPTS\_OFFSET + 435)**

EPU2 interrupt number.

**2.13.12.2.2.198 #define OS\_INT\_SOC\_TIMER\_0\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 176)**

TIMER module 0 channel 0.

**2.13.12.2.2.199 #define OS\_INT\_SOC\_TIMER\_0\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 177)**

TIMER module 0 channel 1.

**2.13.12.2.2.200 #define OS\_INT\_SOC\_TIMER\_0\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 178)**

TIMER module 0 channel 2.

**2.13.12.2.2.201 #define OS\_INT\_SOC\_TIMER\_0\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 179)**

TIMER module 0 channel 3.

**2.13.12.2.2.202 #define OS\_INT\_SOC\_TIMER\_1\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 180)**

TIMER module 1 channel 0.

**2.13.12.2.2.203 #define OS\_INT\_SOC\_TIMER\_1\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 181)**

TIMER module 1 channel 1.

## Architectures

**2.13.12.2.2.204 #define OS\_INT\_SOC\_TIMER\_1\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 182)**

TIMER module 1 channel 2.

**2.13.12.2.2.205 #define OS\_INT\_SOC\_TIMER\_1\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 183)**

TIMER module 1 channel 3.

**2.13.12.2.2.206 #define OS\_INT\_SOC\_TIMER\_2\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 184)**

TIMER module 2 channel 0.

**2.13.12.2.2.207 #define OS\_INT\_SOC\_TIMER\_2\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 185)**

TIMER module 2 channel 1.

**2.13.12.2.2.208 #define OS\_INT\_SOC\_TIMER\_2\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 186)**

TIMER module 2 channel 2.

**2.13.12.2.2.209 #define OS\_INT\_SOC\_TIMER\_2\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 187)**

TIMER module 2 channel 3.

**2.13.12.2.2.210 #define OS\_INT\_SOC\_TIMER\_3\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 188)**

TIMER module 3 channel 0.

**2.13.12.2.2.211 #define OS\_INT\_SOC\_TIMER\_3\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 189)**

TIMER module 3 channel 1.

**2.13.12.2.2.212 #define OS\_INT\_SOC\_TIMER\_3\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 190)**

TIMER module 3 channel 2.

**2.13.12.2.2.213 #define OS\_INT\_SOC\_TIMER\_3\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 191)**

TIMER module 3 channel 3.

**2.13.12.2.2.214 #define OS\_INT\_SOC\_TIMER\_4\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 192)**

TIMER module 4 channel 0.

**2.13.12.2.2.215 #define OS\_INT\_SOC\_TIMER\_4\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 193)**

TIMER module 4 channel 1.

**2.13.12.2.2.216 #define OS\_INT\_SOC\_TIMER\_4\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 194)**

TIMER module 4 channel 2.

**2.13.12.2.2.217 #define OS\_INT\_SOC\_TIMER\_4\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 195)**

TIMER module 4 channel 3.

**2.13.12.2.2.218 #define OS\_INT\_SOC\_TIMER\_5\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 196)**

TIMER module 5 channel 0.

**2.13.12.2.2.219 #define OS\_INT\_SOC\_TIMER\_5\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 197)**

TIMER module 5 channel 1.

**2.13.12.2.2.220 #define OS\_INT\_SOC\_TIMER\_5\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 198)**

TIMER module 5 channel 2.

**2.13.12.2.2.221 #define OS\_INT\_SOC\_TIMER\_5\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 199)**

TIMER module 5 channel 3.

**2.13.12.2.2.222 #define OS\_INT\_SOC\_TIMER\_6\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 200)**

TIMER module 6 channel 0.

**2.13.12.2.2.223 #define OS\_INT\_SOC\_TIMER\_6\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 201)**

TIMER module 6 channel 1.

**2.13.12.2.2.224 #define OS\_INT\_SOC\_TIMER\_6\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 202)**

TIMER module 6 channel 2.

**2.13.12.2.2.225 #define OS\_INT\_SOC\_TIMER\_6\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 203)**

TIMER module 6 channel 3.

**2.13.12.2.2.226 #define OS\_INT\_SOC\_TIMER\_7\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 204)**

TIMER module 7 channel 0.

**2.13.12.2.2.227 #define OS\_INT\_SOC\_TIMER\_7\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 205)**

TIMER module 7 channel 1.

**2.13.12.2.2.228 #define OS\_INT\_SOC\_TIMER\_7\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 206)**

TIMER module 7 channel 2.

**2.13.12.2.2.229 #define OS\_INT\_SOC\_TIMER\_7\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 207)**

TIMER module 7 channel 3.

## Architectures

**2.13.12.2.2.230 #define OS\_INT\_SOC\_TIMER\_8\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 208)**

TIMER module 8 channel 0.

**2.13.12.2.2.231 #define OS\_INT\_SOC\_TIMER\_8\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 209)**

TIMER module 8 channel 1.

**2.13.12.2.2.232 #define OS\_INT\_SOC\_TIMER\_8\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 210)**

TIMER module 8 channel 2.

**2.13.12.2.2.233 #define OS\_INT\_SOC\_TIMER\_8\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 211)**

TIMER module 8 channel 3.

**2.13.12.2.2.234 #define OS\_INT\_SOC\_TIMER\_9\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 212)**

TIMER module 9 channel 0.

**2.13.12.2.2.235 #define OS\_INT\_SOC\_TIMER\_9\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 213)**

TIMER module 9 channel 1.

**2.13.12.2.2.236 #define OS\_INT\_SOC\_TIMER\_9\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 214)**

TIMER module 9 channel 2.

**2.13.12.2.2.237 #define OS\_INT\_SOC\_TIMER\_9\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 215)**

TIMER module 9 channel 3.

**2.13.12.2.2.238 #define OS\_INT\_SOC\_TIMER\_10\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 216)**

TIMER module 10 channel 0.

**2.13.12.2.2.239 #define OS\_INT\_SOC\_TIMER\_10\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 217)**

TIMER module 10 channel 1.

**2.13.12.2.2.240 #define OS\_INT\_SOC\_TIMER\_10\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 218)**

TIMER module 10 channel 2.

**2.13.12.2.2.241 #define OS\_INT\_SOC\_TIMER\_10\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 219)**

TIMER module 10 channel 3.

**2.13.12.2.2.242 #define OS\_INT\_SOC\_TIMER\_11\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 220)**

TIMER module 11 channel 0.

**2.13.12.2.2.243 #define OS\_INT\_SOC\_TIMER\_11\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 221)**

TIMER module 11 channel 1.

**2.13.12.2.2.244 #define OS\_INT\_SOC\_TIMER\_11\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 222)**

TIMER module 11 channel 2.

**2.13.12.2.2.245 #define OS\_INT\_SOC\_TIMER\_11\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 223)**

TIMER module 11 channel 3.

**2.13.12.2.2.246 #define OS\_INT\_SOC\_TIMER\_12\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 224)**

TIMER module 12 channel 0.

**2.13.12.2.2.247 #define OS\_INT\_SOC\_TIMER\_12\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 225)**

TIMER module 12 channel 1.

**2.13.12.2.2.248 #define OS\_INT\_SOC\_TIMER\_12\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 226)**

TIMER module 12 channel 2.

**2.13.12.2.2.249 #define OS\_INT\_SOC\_TIMER\_12\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 227)**

TIMER module 12 channel 3.

**2.13.12.2.2.250 #define OS\_INT\_SOC\_TIMER\_13\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 228)**

TIMER module 13 channel 0.

**2.13.12.2.2.251 #define OS\_INT\_SOC\_TIMER\_13\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 229)**

TIMER module 13 channel 1.

**2.13.12.2.2.252 #define OS\_INT\_SOC\_TIMER\_13\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 230)**

TIMER module 13 channel 2.

**2.13.12.2.2.253 #define OS\_INT\_SOC\_TIMER\_13\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 231)**

TIMER module 13 channel 3.

**2.13.12.2.2.254 #define OS\_INT\_SOC\_TIMER\_14\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 232)**

TIMER module 14 channel 0.

**2.13.12.2.2.255 #define OS\_INT\_SOC\_TIMER\_14\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 233)**

TIMER module 14 channel 1.

## Architectures

**2.13.12.2.2.256 #define OS\_INT\_SOC\_TIMER\_14\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 234)**

TIMER module 14 channel 2.

**2.13.12.2.2.257 #define OS\_INT\_SOC\_TIMER\_14\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 235)**

TIMER module 14 channel 3.

**2.13.12.2.2.258 #define OS\_INT\_SOC\_TIMER\_15\_CH\_0 (EPIC\_INTERRUPTS\_OFFSET + 236)**

TIMER module 15 channel 0.

**2.13.12.2.2.259 #define OS\_INT\_SOC\_TIMER\_15\_CH\_1 (EPIC\_INTERRUPTS\_OFFSET + 237)**

TIMER module 15 channel 1.

**2.13.12.2.2.260 #define OS\_INT\_SOC\_TIMER\_15\_CH\_2 (EPIC\_INTERRUPTS\_OFFSET + 238)**

TIMER module 15 channel 2.

**2.13.12.2.2.261 #define OS\_INT\_SOC\_TIMER\_15\_CH\_3 (EPIC\_INTERRUPTS\_OFFSET + 239)**

TIMER module 15 channel 3.

**2.13.12.2.2.262 #define OS\_INT\_GCR\_TIMER\_16 (EPIC\_INTERRUPTS\_OFFSET + 352)**

TIMER module 16 channels 0-3.

**2.13.12.2.2.263 #define OS\_INT\_GCR\_TIMER\_17 (EPIC\_INTERRUPTS\_OFFSET + 353)**

TIMER module 17 channels 0-3.

**2.13.12.2.2.264 #define OS\_INT\_GCR\_TIMER\_18 (EPIC\_INTERRUPTS\_OFFSET + 354)**

TIMER module 18 channels 0-3.

**2.13.12.2.2.265 #define OS\_INT\_GCR\_TIMER\_19 (EPIC\_INTERRUPTS\_OFFSET + 355)**

TIMER module 19 channels 0-3.

**2.13.12.2.2.266 #define OS\_INT\_GCR\_TIMER\_20 (EPIC\_INTERRUPTS\_OFFSET + 356)**

TIMER module 20 channels 0-3.

**2.13.12.2.2.267 #define OS\_INT\_GCR\_TIMER\_21 (EPIC\_INTERRUPTS\_OFFSET + 357)**

TIMER module 21 channels 0-3.

**2.13.12.2.2.268 #define OS\_INT\_GCR\_TIMER\_22 (EPIC\_INTERRUPTS\_OFFSET + 358)**

TIMER module 22 channels 0-3.

**2.13.12.2.2.269 #define OS\_INT\_GCR\_TIMER\_23 (EPIC\_INTERRUPTS\_OFFSET + 359)**

TIMER module 23 channels 0-3.

**2.13.12.2.2.270 #define OS\_INT\_GCR\_TIMER\_24 (EPIC\_INTERRUPTS\_OFFSET + 360)**

TIMER module 24 channels 0-3.

**2.13.12.2.2.271 #define OS\_INT\_GCR\_TIMER\_25 (EPIC\_INTERRUPTS\_OFFSET + 361)**

TIMER module 25 channels 0-3.

**2.13.12.2.2.272 #define OS\_INT\_GCR\_TIMER\_26 (EPIC\_INTERRUPTS\_OFFSET + 362)**

TIMER module 26 channels 0-3.

**2.13.12.2.2.273 #define OS\_INT\_GCR\_TIMER\_27 (EPIC\_INTERRUPTS\_OFFSET + 363)**

TIMER module 27 channels 0-3.

**2.13.12.2.2.274 #define OS\_INT\_GCR\_TIMER\_28 (EPIC\_INTERRUPTS\_OFFSET + 364)**

TIMER module 28 channels 0-3.

**2.13.12.2.2.275 #define OS\_INT\_GCR\_TIMER\_29 (EPIC\_INTERRUPTS\_OFFSET + 365)**

TIMER module 29 channels 0-3.

**2.13.12.2.2.276 #define OS\_INT\_GCR\_TIMER\_30 (EPIC\_INTERRUPTS\_OFFSET + 366)**

TIMER module 30 channels 0-3.

**2.13.12.2.2.277 #define OS\_INT\_GCR\_TIMER\_31 (EPIC\_INTERRUPTS\_OFFSET + 367)**

TIMER module 31 channels 0-3.

**2.13.12.2.2.278 #define OS\_INT\_TRAP0 0**

Internal exception (generated by a trap.0 instruction).

**2.13.12.2.2.279 #define OS\_INT\_TRAP1 1**

Internal exception (generated by a trap.1 instruction).

**2.13.12.2.2.280 #define OS\_INT\_ILLEGAL 2**

Illegal event - encoded in EIDR.EID.

**2.13.12.2.2.281 #define OS\_INT\_IRRECOVERABLE 3**

Irrecoverable event.

## Architectures

### **2.13.12.2.2.282 #define OS\_INT\_IMMUAE 4**

Instruction MMU Error - encoded in EIDR.EID.

### **2.13.12.2.2.283 #define OS\_INT\_DMMUAE 5**

Data MMU Error - encoded in EIDR.EID.

### **2.13.12.2.2.284 #define OS\_INT\_DEBUG0 6**

Debug exception (generated by debug.0 instruction).

### **2.13.12.2.2.285 #define OS\_INT\_DEBUG1 7**

Debug exception (generated by debug.1 instruction).

### **2.13.12.2.2.286 #define OS\_INT\_DEBUG2 8**

Debug exception (generated by debug.2 instruction).

### **2.13.12.2.2.287 #define OS\_INT\_DEBUG3 9**

Debug exception (generated by debug.3 instruction).

### **2.13.12.2.2.288 #define OS\_INT\_SWBE 10**

Software Breakpoint Event.

### **2.13.12.2.2.289 #define OS\_INT\_RTEST 11**

Return after single step.

### **2.13.12.2.2.290 #define OS\_INT\_HWDE 12**

Imprecise debugger HW events.

### **2.13.12.2.2.291 #define OS\_INT\_PHWDE 13**

Precise debugger HW events.

### **2.13.12.2.2.292 #define EPIC\_INTERRUPTS\_OFFSET 14**

The EPIC interrupts offset.

### **2.13.12.2.2.293 #define OS\_INT\_CBE (EPIC\_INTERRUPTS\_OFFSET + 0x0)**

CME block error.

### **2.13.12.2.2.294 #define OS\_INT\_WE (EPIC\_INTERRUPTS\_OFFSET + 0x1)**

Write error on SB or non cacheable write hit.

**2.13.12.2.2.295 #define OS\_INT\_ICGE (EPIC\_INTERRUPTS\_OFFSET + 0x2)**

Instruction granular cache command error.

**2.13.12.2.2.296 #define OS\_INT\_L2E (EPIC\_INTERRUPTS\_OFFSET + 0x4)**

L2 cache error.

**2.13.12.2.2.297 #define OS\_INT\_AXI2ELINK0\_ERR (EPIC\_INTERRUPTS\_OFFSET + 0x5)**

AXI2ELINK0 error.

**2.13.12.2.2.298 #define OS\_INT\_AXI2ELINK1\_ERR (EPIC\_INTERRUPTS\_OFFSET + 0x6)**

AXI2ELINK1 error.

**2.13.12.2.2.299 #define OS\_INT\_CMS (EPIC\_INTERRUPTS\_OFFSET + 0x8)**

Critical message.

**2.13.12.2.2.300 #define OS\_INT\_CGMS (EPIC\_INTERRUPTS\_OFFSET + 0x9)**

Critical guest message.

**2.13.12.2.2.301 #define OS\_INT\_WDTI (EPIC\_INTERRUPTS\_OFFSET + 0xA)**

WDT interrupt.

**2.13.12.2.2.302 #define OS\_INT\_MS (EPIC\_INTERRUPTS\_OFFSET + 0x10)**

Message.

**2.13.12.2.2.303 #define OS\_INT\_GMS (EPIC\_INTERRUPTS\_OFFSET + 0x11)**

Guest message.

**2.13.12.2.2.304 #define OS\_INT\_MMS (EPIC\_INTERRUPTS\_OFFSET + 0x12)**

Machine check message.

**2.13.12.2.2.305 #define OS\_INT\_I\_TM0 (EPIC\_INTERRUPTS\_OFFSET + 0x14)**

Timer 0 interrupt.

**2.13.12.2.2.306 #define OS\_INT\_I\_TM1 (EPIC\_INTERRUPTS\_OFFSET + 0x15)**

Timer 1 interrupt.

**2.13.12.2.2.307 #define OS\_INT\_I\_TM2 (EPIC\_INTERRUPTS\_OFFSET + 0x16)**

Timer 2 interrupt.

## Architectures

**2.13.12.2.2.308 #define OS\_INT\_I\_TM3 (EPIC\_INTERRUPTS\_OFFSET + 0x17)**

Timer 3 interrupt.

**2.13.12.2.2.309 #define OS\_INT\_CBC (EPIC\_INTERRUPTS\_OFFSET + 0x18)**

CME block completion.

**2.13.12.2.2.310 #define OS\_INT\_AXI2ELINK0\_MON (EPIC\_INTERRUPTS\_OFFSET + 0x1A)**

AXI2ELINK0 monitor.

**2.13.12.2.2.311 #define OS\_INT\_AXI2ELINK1\_MON (EPIC\_INTERRUPTS\_OFFSET + 0x1B)**

AXI2ELINK1 monitor.

**2.13.12.2.2.312 #define OS\_INT\_IRQ\_0 (EPIC\_INTERRUPTS\_OFFSET + 0x1F0)**

IRQ pin 0 interrupt port.

**2.13.12.2.2.313 #define OS\_INT\_IRQ\_1 (EPIC\_INTERRUPTS\_OFFSET + 0x1F1)**

IRQ pin 1 interrupt port.

**2.13.12.2.2.314 #define OS\_INT\_IRQ\_2 (EPIC\_INTERRUPTS\_OFFSET + 0x1F2)**

IRQ pin 2 interrupt port.

**2.13.12.2.2.315 #define OS\_INT\_IRQ\_3 (EPIC\_INTERRUPTS\_OFFSET + 0x1F3)**

IRQ pin 3 interrupt port.

**2.13.12.2.2.316 #define OS\_INT\_IRQ\_4 (EPIC\_INTERRUPTS\_OFFSET + 0x1F4)**

IRQ pin 4 interrupt port.

**2.13.12.2.2.317 #define OS\_INT\_IRQ\_5 (EPIC\_INTERRUPTS\_OFFSET + 0x1F5)**

IRQ pin 5 interrupt port.

**2.13.12.2.2.318 #define OS\_INT\_IRQ\_6 (EPIC\_INTERRUPTS\_OFFSET + 0x1F6)**

IRQ pin 6 interrupt port.

**2.13.12.2.2.319 #define OS\_INT\_IRQ\_7 (EPIC\_INTERRUPTS\_OFFSET + 0x1F7)**

IRQ pin 7 interrupt port.

**2.13.12.2.2.320 #define OS\_INT\_IRQ\_8 (EPIC\_INTERRUPTS\_OFFSET + 0x1F8)**

IRQ pin 8 interrupt port.

**2.13.12.2.2.321 #define OS\_INT\_IRQ\_9 (EPIC\_INTERRUPTS\_OFFSET + 0x1F9)**

IRQ pin 9 interrupt port.

**2.13.12.2.2.322 #define OS\_INT\_IRQ\_10 (EPIC\_INTERRUPTS\_OFFSET + 0x1FA)**

IRQ pin 10 interrupt port.

**2.13.12.2.2.323 #define OS\_INT\_IRQ\_11 (EPIC\_INTERRUPTS\_OFFSET + 0x1FB)**

IRQ pin 11 interrupt port.

**2.13.12.2.2.324 #define OS\_INT\_MPIC\_CI (EPIC\_INTERRUPTS\_OFFSET + 0x1FD)**

mpic critical interrupt port

**2.13.12.2.2.325 #define OS\_INT\_MPIC (EPIC\_INTERRUPTS\_OFFSET + 0x1FF)**

mpic interrupt port

**2.13.12.2.2.326 #define EPIC\_EDGE\_INTERRUPT\_START (EPIC\_INTERRUPTS\_OFFSET + 48)**

the first epic edge interrupt id

**2.13.12.2.2.327 #define EPIC\_EDGE\_INTERRUPT\_END (EPIC\_INTERRUPTS\_OFFSET + 95)**

the LAST epic edge interrupt id

**2.13.12.2.2.328 #define EPIC\_INTERNAL\_INTERRUPT\_END (EPIC\_INTERRUPTS\_OFFSET + 0x1F)**

Last internal interrupt - reserved.

**2.13.12.2.2.329 #define OS\_HWI\_DEFAULT\_DISPATCHER osHwiFullScheduler**

dispatcher to call when no other was defined

**2.13.12.2.2.330 #define OS\_SWI\_DEFALT\_DISPATCHER osSwiTaskDispatcher**

dispatcher to call when SWI is invoked

**2.13.12.2.2.331 #define OS\_TASK\_DEFALT\_DISPATCHER osHwiTaskScheduler**

dispatcher to call when a task switch is requested

## Architectures

### 2.13.13 B4860 L1 Defense

#### 2.13.13.1 Overview

L1 Defense initialization.

#### Data Structures

- struct [maple\\_allocated\\_buffers\\_t](#)
- struct [maple\\_data\\_t](#)
- struct [l1d\\_data\\_t](#)
- struct [l1d\\_init\\_params\\_t](#)
- struct [l1d\\_clean\\_params\\_t](#)
- struct [maple3\\_clean\\_param\\_t](#)

#### Typedefs

- typedef long(\* [maple3\\_config\\_func\\_t](#) )(void \*addr, void \*data, unsigned long int num\_bytes, unsigned long int dev\_id, unsigned long int config\_param)

#### Functions

- os\_status [osL1dResetFlowSet](#)([l1d\\_init\\_params\\_t](#) \*soc\_l1d\_init\_params, [os\\_het\\_l1\\_defense\\_t](#) \*os\_het\_l1d, [l1d\\_clean\\_params\\_t](#) \*clean\_params)
- os\_status [osL1dInitialize](#)([l1d\\_init\\_params\\_t](#) \*soc\_l1d\_init\_params)
- void [osL1dResetRequest](#)(os\_hwi\_arg arg)
- os\_status [osL1dHardwareClean](#)([l1d\\_clean\\_params\\_t](#) \*clean\_params)
- [os\\_het\\_l1d\\_reset\\_maple\\_t](#) [osL1dGetMapleResetStatus](#)()

### 2.13.13.2 Data Structure Documentation

#### 2.13.13.2.1 struct [maple\\_allocated\\_buffers\\_t](#)

maple buffer to be freed in case of L1 defense warm reset

##### Data Fields

- uint8\_t [core\\_id](#)
- void \* [buffer](#)

##### 2.13.13.2.1.1 Field Documentation

###### 2.13.13.2.1.1.1 uint8\_t [maple\\_allocated\\_buffers\\_t::core\\_id](#)

ID of allocating core (owner)

**2.13.13.2.1.1.2 void\* maple\_allocated\_buffers\_t::buffer**

pointer to allocated buffer

**2.13.13.2.2 struct maple\_data\_t**

Saved MAPLE data for L1 defense use.

**2.13.13.2.3 struct l1d\_data\_t**

data structure of L1 defense.

**Data Fields**

- uint32\_t start\_validation\_value
- [maple\\_data\\_t](#) maple\_data
- uint32\_t end\_validation\_value

**2.13.13.2.3.1 Field Documentation****2.13.13.2.3.1.1 uint32\_t l1d\_data\_t::start\_validation\_value**

validation value for checking for corruption in case of reset

**2.13.13.2.3.1.2 maple\_data\_t l1d\_data\_t::maple\_data**

L1 defense maple data.

**2.13.13.2.3.1.3 uint32\_t l1d\_data\_t::end\_validation\_value**

validation value for checking for corruption in case of reset

**2.13.13.2.4 struct l1d\_init\_params\_t**

initialization structure of L1 defense.

This structure is passed once for a device init and include parameters for initialization of the L1 defense on the device.

**Data Fields**

- uint32\_t enabled\_modes
- os\_hwi\_handle hwi\_num [OS\_SOC\_MAX\_NUM\_OF\_CORES]

## Architectures

### 2.13.13.2.4.1 Field Documentation

#### 2.13.13.2.4.1.1 `uint32_t l1d_init_params_t::enabled_modes`

enabled L1 defense modes

#### 2.13.13.2.4.1.2 `os_hwi_handle l1d_init_params_t::hwi_num[OS_SOC_MAX_NUM_OF_CORES]`

virtual interrupt IDs to be used for invoking of L1 defense

### 2.13.13.2.5 `struct l1d_clean_params_t`

Structure for hardware clean parameters of L1 defense.

This structure is used by `osL1dHardwareClean()` function. Application which supports the L1 defense should fill this structure before call of `osL1dHardwareClean()`.

#### Data Fields

- `bool l2_cache`
- `bool maple [NUM_OF_MAPLES]`
- `bool cpri [NUM_OF_MEMMAP_CPRI_UNITS]`
- `bool mpic_dsp`
- `bool debug_print`
- `void * ocn_dma [NUMBER_OF_OCN_DMA]`

### 2.13.13.2.5.1 Field Documentation

#### 2.13.13.2.5.1.1 `bool l1d_clean_params_t::l2_cache`

status of L2 cache: enable = TRUE, disable = FALSE

#### 2.13.13.2.5.1.2 `bool l1d_clean_params_t::maple[NUM_OF_MAPLES]`

status of MAPLE units: enable = TRUE, disable = FALSE

#### 2.13.13.2.5.1.3 `bool l1d_clean_params_t::cpri[NUM_OF_MEMMAP_CPRI_UNITS]`

status of CPRI units: enable = TRUE, disable = FALSE

#### 2.13.13.2.5.1.4 `bool l1d_clean_params_t::mpic_dsp`

status of MPIC: enable = TRUE, disable = FALSE

#### 2.13.13.2.5.1.5 `bool l1d_clean_params_t::debug_print`

NOT IN USE - place holder for future compatibility.

value has no impact

**2.13.13.2.5.1.6 void\* l1d\_clean\_params\_t::ocn\_dma[NUMBER\_OF\_OCN\_DMA]**

pointers to OCN DMA unit

**2.13.13.2.6 struct maple3\_clean\_param\_t**

Structure for hardware clean MAPLE parameters of L1 defense.

This structure is used by [osL1dHardwareClean\(\)](#) function.

**2.13.13.3 Typedef Documentation****2.13.13.3.1 typedef long(\* maple3\_config\_func\_t)(void \*addr, void \*data, unsigned long int num\_bytes, unsigned long int dev\_id, unsigned long int config\_param)**

Pointer to config\_read/config\_write functions for clean MAPLE parameters.

**2.13.13.4 Function Documentation****2.13.13.4.1 os\_status osL1dResetFlowSet ( l1d\_init\_params\_t \* *soc\_l1d\_init\_params*, os\_het\_l1\_defense\_t \* *os\_het\_l1d*, l1d\_clean\_params\_t \* *clean\_params* )**

Check if L1 defense reset has occurred. If true, enable proper reset flow

Parameters

in	<i>soc_l1d_init_params</i>	- Initialization parameters for L1 defense
in	<i>os_het_l1d</i>	- Pointer to l1 defense heterogeneous structure
in	<i>clean_params</i>	- Hardware clean parameters for L1 defense

Returns

OS status.

**2.13.13.4.2 os\_status osL1dInitialize ( l1d\_init\_params\_t \* *soc\_l1d\_init\_params* )**

L1 Defense initialization method

## MPIC Module API

Parameters

in	<i>soc_l1d_init_params</i>	- Initialization parameters for L1 defense
----	----------------------------	--

Returns

OS status.

### **2.13.13.4.3 void osL1dResetRequest ( os\_hwi\_arg arg )**

Prepare core for a warm reset.

### **2.13.13.4.4 os\_status osL1dHardwareClean ( l1d\_clean\_params\_t \* clean\_params )**

Clean hardware registers and return them to original state after reset.

Parameters

in	<i>clean_params</i>	- hardware clean parameters.
----	---------------------	------------------------------

Returns

OS status

### **2.13.13.4.5 os\_het\_l1d\_reset\_maple\_t osL1dGetMapleResetStatus ( )**

Returns a bitmask of which MAPLEs performed soft reset (RESET\_MAPLE\_0, RESET\_MAPLE\_1 & RESET\_MAPLE\_2)

Returns

Which MAPLE were reset

## **2.14 MPIC Module API**

### **2.14.1 Overview**

MPIC Module API.

## Modules

- MPIC B486x Initialization API
- MPIC runtime API

### 2.14.2 MPIC B486x Initialization API

#### 2.14.2.1 Overview

B486x Initialization API.

#### Macros

- #define NUM\_OF\_MPIC\_IPI\_CORES (OS\_SOC\_MAX\_NUM\_OF\_CORES + OS\_SOC\_MAX\_NUM\_OF\_PA\_THREADS)
- #define MPIC\_NUM\_OF\_EXT\_INTRS 12
- #define MPIC\_NUM\_OF\_INT\_INTRS 256
- #define MPIC\_NUM\_OF\_TIMERS 8
- #define MPIC\_NUM\_OF\_MSG\_INTRS 16
- #define MPIC\_NUM\_OF\_SMSG\_INTRS 64
- #define MPIC\_NUM\_OF\_IPI\_EVENTS 4
- #define MPIC\_NUM\_OF\_LOW\_INT\_INTRS 160
- #define MPIC\_MAX\_NUM\_OF\_INTR\_SRC
- #define MPIC\_MULTI\_SRC\_INTERNAL\_INTERRUPTS
- #define MPIC\_MULTI\_SRC\_INTERNAL\_INTERRUPTS\_COUNT 40
- #define MPIC\_INTR(type, idx, mult\_src\_idx) (((uint32\_t)OS\_MPIC\_INTR\_GROUP\_##type << 20) | ((mult\_src\_idx) << 12) | (idx))
- #define MPIC\_INTR\_TO\_IDX(mpic\_intr\_id) (mpic\_intr\_id & 0xffff)

#### Enumerations

- enum os\_mpic\_intr\_groups\_t {  
    OS\_MPIC\_INTR\_GROUP\_INTERNAL = 0, OS\_MPIC\_INTR\_GROUP\_EXTERNAL, OS\_MPIC\_INTR\_GROUP\_TIMERS,  
    OS\_MPIC\_INTR\_GROUP\_MSG, OS\_MPIC\_INTR\_GROUP\_SHARED\_MSG, OS\_MPIC\_INTR\_GROUP\_IPI }
- enum os\_mpic\_intr\_id\_t {  
    OS\_MPIC\_INTR\_FM\_ERR = MPIC\_INTR(INTERNAL, 0, 30), OS\_MPIC\_INTR\_BM\_ERR = MPIC\_INTR(INTERNAL, 0, 29),  
    OS\_MPIC\_INTR\_QM\_ERR = MPIC\_INTR(INTERNAL, 0, 28),  
    OS\_MPIC\_INTR\_L2\_CACHE\_ERR = MPIC\_INTR(INTERNAL, 0, 22), OS\_MPIC\_INTR\_RMAN\_ERR = MPIC\_INTR(INTERNAL, 0, 20),  
    OS\_MPIC\_INTR\_DDR\_1\_ERR = MPIC\_INTR(INTERNAL, 0, 9),  
    OS\_MPIC\_INTR\_DDR\_0\_ERR = MPIC\_INTR(INTERNAL, 0, 8), OS\_MPIC\_INTR\_INTROS\_MPC\_1\_ERR = MPIC\_INTR(INTERNAL, 0, 5),  
    OS\_MPIC\_INTR\_CPC\_0\_ERR = MPIC\_INTR(INTERNAL, 0, 4),  
    OS\_MPIC\_INTR\_MURAM\_ECC\_ERR = MPIC\_INTR(INTERNAL, 0, 2), OS\_MPIC\_INTR\_

**MPIC Module API**

**\_PAMU\_ERR** = MPIC\_INTR(INTERNAL , 0 , 1 ), **OS\_MPIC\_INTR\_CCF\_ERR** = MPIC\_INTR(INTERNAL , 0 , 0 ),  
**OS\_MPIC\_INTR\_WATCHDOG** = MPIC\_INTR(INTERNAL , 1 , 0 ), **OS\_MPIC\_INTR\_TMU\_0** = MPIC\_INTR(INTERNAL , 2 , 0 ), **OS\_MPIC\_INTR\_TMU\_1** = MPIC\_INTR(INTERNAL , 3 , 0 ),  
**OS\_MPIC\_INTR\_PCI\_ERR** = MPIC\_INTR(INTERNAL , 4 , 0 ), **OS\_MPIC\_INTR\_PAMU** = MPIC\_INTR(INTERNAL , 8 , 0 ), **OS\_MPIC\_INTR\_IFC** = MPIC\_INTR(INTERNAL , 9 , 0 ),  
**OS\_MPIC\_INTR\_DMA\_0\_CH\_0** = MPIC\_INTR(INTERNAL , 12 , 0 ), **OS\_MPIC\_INTR\_DM\_A\_0\_CH\_1** = MPIC\_INTR(INTERNAL , 13 , 0 ), **OS\_MPIC\_INTR\_DMA\_0\_CH\_2** = MPIC\_INTR(INTERNAL , 14 , 0 ),  
**OS\_MPIC\_INTR\_DMA\_0\_CH\_3** = MPIC\_INTR(INTERNAL , 15 , 0 ), **OS\_MPIC\_INTR\_DM\_A\_1\_CH\_0** = MPIC\_INTR(INTERNAL , 16 , 0 ), **OS\_MPIC\_INTR\_DMA\_1\_CH\_1** = MPIC\_INTR(INTERNAL , 17 , 0 ),  
**OS\_MPIC\_INTR\_DMA\_1\_CH\_2** = MPIC\_INTR(INTERNAL , 18 , 0 ), **OS\_MPIC\_INTR\_DM\_A\_1\_CH\_3** = MPIC\_INTR(INTERNAL , 19 , 0 ), **OS\_MPIC\_INTR\_DUART\_UART\_0** = MPIC\_INTR(INTERNAL , 20 , 0 ),  
**OS\_MPIC\_INTR\_DUART\_UART\_1** = MPIC\_INTR(INTERNAL , 20 , 1 ), **OS\_MPIC\_INTR\_DUART\_UART\_2** = MPIC\_INTR(INTERNAL , 21 , 0 ), **OS\_MPIC\_INTR\_DUART\_UART\_3** = MPIC\_INTR(INTERNAL , 21 , 1 ),  
**OS\_MPIC\_INTR\_I2C\_0** = MPIC\_INTR(INTERNAL , 22 , 0 ), **OS\_MPIC\_INTR\_I2C\_1** = MPIC\_INTR(INTERNAL , 22 , 1 ), **OS\_MPIC\_INTR\_I2C\_2** = MPIC\_INTR(INTERNAL , 23 , 0 ),  
**OS\_MPIC\_INTR\_I2C\_3** = MPIC\_INTR(INTERNAL , 23 , 1 ), **OS\_MPIC\_INTR\_PCIE\_INTA** = MPIC\_INTR(INTERNAL , 24 , 0 ), **OS\_MPIC\_INTR\_USB** = MPIC\_INTR(INTERNAL , 28 , 0 ),  
**OS\_MPIC\_INTR\_ESDHC** = MPIC\_INTR(INTERNAL , 32 , 0 ), **OS\_MPIC\_INTR\_PM** = MPIC\_INTR(INTERNAL , 36 , 0 ), **OS\_MPIC\_INTR\_ESPI** = MPIC\_INTR(INTERNAL , 37 , 0 ),  
**OS\_MPIC\_INTR\_GPIO\_1** = MPIC\_INTR(INTERNAL , 38 , 0 ), **OS\_MPIC\_INTR\_GPIO\_0** = MPIC\_INTR(INTERNAL , 39 , 0 ), **OS\_MPIC\_INTR\_DMA\_0\_CH\_4** = MPIC\_INTR(INTERNAL , 60 , 0 ),  
**OS\_MPIC\_INTR\_DMA\_0\_CH\_5** = MPIC\_INTR(INTERNAL , 61 , 0 ), **OS\_MPIC\_INTR\_DM\_A\_0\_CH\_6** = MPIC\_INTR(INTERNAL , 62 , 0 ), **OS\_MPIC\_INTR\_DMA\_0\_CH\_7** = MPIC\_INTR(INTERNAL , 63 , 0 ),  
**OS\_MPIC\_INTR\_DMA\_1\_CH\_4** = MPIC\_INTR(INTERNAL , 64 , 0 ), **OS\_MPIC\_INTR\_DM\_A\_1\_CH\_5** = MPIC\_INTR(INTERNAL , 65 , 0 ), **OS\_MPIC\_INTR\_DMA\_1\_CH\_6** = MPIC\_INTR(INTERNAL , 66 , 0 ),  
**OS\_MPIC\_INTR\_DMA\_1\_CH\_7** = MPIC\_INTR(INTERNAL , 67 , 0 ), **OS\_MPIC\_INTR\_EPU\_0** = MPIC\_INTR(INTERNAL , 68 , 0 ), **OS\_MPIC\_INTR\_EPU\_1** = MPIC\_INTR(INTERNAL , 69 , 0 ),  
**OS\_MPIC\_INTR\_GPIO\_2** = MPIC\_INTR(INTERNAL , 70 , 0 ), **OS\_MPIC\_INTR\_SEC\_JQ\_0** = MPIC\_INTR(INTERNAL , 72 , 0 ), **OS\_MPIC\_INTR\_SEC\_JQ\_1** = MPIC\_INTR(INTERNAL , 73 , 0 ),  
**OS\_MPIC\_INTR\_SEC\_JQ\_2** = MPIC\_INTR(INTERNAL , 74 , 0 ), **OS\_MPIC\_INTR\_SEC\_JQ\_3** = MPIC\_INTR(INTERNAL , 75 , 0 ), **OS\_MPIC\_INTR\_SEC\_RTIC** = MPIC\_INTR(INTERNAL , 76 , 0 ),  
**OS\_MPIC\_INTR\_SEC\_MONITOR** = MPIC\_INTR(INTERNAL , 77 , 0 ), **OS\_MPIC\_INTR\_EP\_U\_2** = MPIC\_INTR(INTERNAL , 78 , 0 ), **OS\_MPIC\_INTR\_EPU\_3** = MPIC\_INTR(INTERNAL

, 79 , 0 ),  
**OS\_MPIC\_INTR\_FM** = MPIC\_INTR(INTERNAL , 80 , 0 ), **OS\_MPIC\_INTR\_MDIO\_0** = MPIC\_INTR(INTERNAL , 84 , 0 ), **OS\_MPIC\_INTR\_MDIO\_1** = MPIC\_INTR(INTERNAL , 85 , 0 ),  
**OS\_MPIC\_INTR\_QM\_PORTAL\_0** = MPIC\_INTR(INTERNAL , 88 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_0** = MPIC\_INTR(INTERNAL , 89 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_1** = MPIC\_INTR(INTERNAL , 90 , 0 ),  
**OS\_MPIC\_INTR\_BM\_PORTAL\_1** = MPIC\_INTR(INTERNAL , 91 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_2** = MPIC\_INTR(INTERNAL , 92 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_2** = MPIC\_INTR(INTERNAL , 93 , 0 ),  
**OS\_MPIC\_INTR\_QM\_PORTAL\_3** = MPIC\_INTR(INTERNAL , 94 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_3** = MPIC\_INTR(INTERNAL , 95 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_4** = MPIC\_INTR(INTERNAL , 96 , 0 ),  
**OS\_MPIC\_INTR\_BM\_PORTAL\_4** = MPIC\_INTR(INTERNAL , 97 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_5** = MPIC\_INTR(INTERNAL , 98 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_5** = MPIC\_INTR(INTERNAL , 99 , 0 ),  
**OS\_MPIC\_INTR\_QM\_PORTAL\_6** = MPIC\_INTR(INTERNAL , 100 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_6** = MPIC\_INTR(INTERNAL , 101 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_7** = MPIC\_INTR(INTERNAL , 102 , 0 ),  
**OS\_MPIC\_INTR\_BM\_PORTAL\_7** = MPIC\_INTR(INTERNAL , 103 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_8** = MPIC\_INTR(INTERNAL , 104 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_8** = MPIC\_INTR(INTERNAL , 105 , 0 ),  
**OS\_MPIC\_INTR\_QM\_PORTAL\_9** = MPIC\_INTR(INTERNAL , 106 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_9** = MPIC\_INTR(INTERNAL , 107 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_10** = MPIC\_INTR(INTERNAL , 108 , 0 ),  
**OS\_MPIC\_INTR\_BM\_PORTAL\_10** = MPIC\_INTR(INTERNAL , 109 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_11** = MPIC\_INTR(INTERNAL , 110 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_11** = MPIC\_INTR(INTERNAL , 111 , 0 ),  
**OS\_MPIC\_INTR\_QM\_PORTAL\_12** = MPIC\_INTR(INTERNAL , 112 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_12** = MPIC\_INTR(INTERNAL , 113 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_13** = MPIC\_INTR(INTERNAL , 114 , 0 ),  
**OS\_MPIC\_INTR\_BM\_PORTAL\_13** = MPIC\_INTR(INTERNAL , 115 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_14** = MPIC\_INTR(INTERNAL , 116 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_14** = MPIC\_INTR(INTERNAL , 117 , 0 ),  
**OS\_MPIC\_INTR\_QM\_PORTAL\_15** = MPIC\_INTR(INTERNAL , 118 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_15** = MPIC\_INTR(INTERNAL , 119 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_16** = MPIC\_INTR(INTERNAL , 120 , 0 ),  
**OS\_MPIC\_INTR\_BM\_PORTAL\_16** = MPIC\_INTR(INTERNAL , 121 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_17** = MPIC\_INTR(INTERNAL , 122 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_17** = MPIC\_INTR(INTERNAL , 123 , 0 ),  
**OS\_MPIC\_INTR\_QM\_PORTAL\_18** = MPIC\_INTR(INTERNAL , 124 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_18** = MPIC\_INTR(INTERNAL , 125 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_19** = MPIC\_INTR(INTERNAL , 126 , 0 ),  
**OS\_MPIC\_INTR\_BM\_PORTAL\_19** = MPIC\_INTR(INTERNAL , 127 , 0 ), **OS\_MPIC\_INTR\_QM\_PORTAL\_20** = MPIC\_INTR(INTERNAL , 128 , 0 ), **OS\_MPIC\_INTR\_BM\_PORTAL\_20** =

## MPIC Module API

```

MPIC_INTR(INTERNAL , 129 , 0 ),
OS_MPIC_INTR_QM_PORTAL_21 = MPIC_INTR(INTERNAL , 130 , 0 ), OS_MPIC_INTR_←
BM_PORTAL_21 = MPIC_INTR(INTERNAL , 131 , 0 ), OS_MPIC_INTR_QM_PORTAL_22 =
MPIC_INTR(INTERNAL , 132 , 0 ),
OS_MPIC_INTR_BM_PORTAL_22 = MPIC_INTR(INTERNAL , 133 , 0 ), OS_MPIC_INTR_←
QM_PORTAL_23 = MPIC_INTR(INTERNAL , 134 , 0 ), OS_MPIC_INTR_BM_PORTAL_23 =
MPIC_INTR(INTERNAL , 135 , 0 ),
OS_MPIC_INTR_QM_PORTAL_24 = MPIC_INTR(INTERNAL , 136 , 0 ), OS_MPIC_INTR_←
BM_PORTAL_24 = MPIC_INTR(INTERNAL , 137 , 0 ), OS_MPIC_INTR_NUM_138 = MPIC_←
INTR(INTERNAL , 138 , 0 ),
OS_MPIC_INTR_NUM_139 = MPIC_INTR(INTERNAL , 139 , 0 ), OS_MPIC_INTR_NUM_140 =
MPIC_INTR(INTERNAL , 140 , 0 ), OS_MPIC_INTR_NUM_141 = MPIC_INTR(INTERNAL ,
141 , 0 ),
OS_MPIC_INTR_NUM_142 = MPIC_INTR(INTERNAL , 142 , 0 ), OS_MPIC_INTR_NUM_143 =
MPIC_INTR(INTERNAL , 143 , 0 ), OS_MPIC_INTR_NUM_144 = MPIC_INTR(INTERNAL ,
144 , 0 ),
OS_MPIC_INTR_NUM_145 = MPIC_INTR(INTERNAL , 145 , 0 ), OS_MPIC_INTR_NUM_146 =
MPIC_INTR(INTERNAL , 146 , 0 ), OS_MPIC_INTR_NUM_147 = MPIC_INTR(INTERNAL ,
147 , 0 ),
OS_MPIC_INTR_NUM_148 = MPIC_INTR(INTERNAL , 148 , 0 ), OS_MPIC_INTR_NUM_149 =
MPIC_INTR(INTERNAL , 149 , 0 ), OS_MPIC_INTR_NUM_150 = MPIC_INTR(INTERNAL ,
150 , 0 ),
OS_MPIC_INTR_NUM_151 = MPIC_INTR(INTERNAL , 151 , 0 ), OS_MPIC_INTR_MAPL←
E_LW0_BD_1 = MPIC_INTR(INTERNAL , 152 , 0 ), OS_MPIC_INTR_MAPLE_LW0_BD_2 =
MPIC_INTR(INTERNAL , 153 , 0 ),
OS_MPIC_INTR_MAPLE_LW0_BD_3 = MPIC_INTR(INTERNAL , 154 , 0 ), OS_MPIC_IN←
TR_MAPLE_LW0_BD_4 = MPIC_INTR(INTERNAL , 155 , 0 ), OS_MPIC_INTR_MAPLE_L←
W0_BD_5 = MPIC_INTR(INTERNAL , 156 , 0 ),
OS_MPIC_INTR_MAPLE_LW0_BD_6 = MPIC_INTR(INTERNAL , 157 , 0 ), OS_MPIC_IN←
TR_MAPLE_LW0_BD_7 = MPIC_INTR(INTERNAL , 158 , 0 ), OS_MPIC_INTR_MAPLE_L←
W0_BD_8 = MPIC_INTR(INTERNAL , 159 , 0 ),
OS_MPIC_INTR_MAPLE_LW0_BD_9 = MPIC_INTR(INTERNAL , 160 , 0 ), OS_MPIC_IN←
TR_MAPLE_LW0_BD_10 = MPIC_INTR(INTERNAL , 161 , 0 ), OS_MPIC_INTR_MAPLE_L←
W0_BD_11 = MPIC_INTR(INTERNAL , 162 , 0 ),
OS_MPIC_INTR_MAPLE_LW0_BD_12 = MPIC_INTR(INTERNAL , 163 , 0 ), OS_MPIC_IN←
TR_MAPLE_LW0_BD_13 = MPIC_INTR(INTERNAL , 164 , 0 ), OS_MPIC_INTR_MAPLE_←
LW0_BD_14 = MPIC_INTR(INTERNAL , 165 , 0 ),
OS_MPIC_INTR_MAPLE_LW0_BD_15 = MPIC_INTR(INTERNAL , 166 , 0 ), OS_MPIC_IN←
TR_MAPLE_LW0_BD_16 = MPIC_INTR(INTERNAL , 167 , 0 ), OS_MPIC_INTR_MAPLE_←
LW1_BD_1 = MPIC_INTR(INTERNAL , 168 , 0 ),
OS_MPIC_INTR_MAPLE_LW1_BD_2 = MPIC_INTR(INTERNAL , 169 , 0 ), OS_MPIC_IN←
TR_MAPLE_LW1_BD_3 = MPIC_INTR(INTERNAL , 170 , 0 ), OS_MPIC_INTR_MAPLE_L←
W1_BD_4 = MPIC_INTR(INTERNAL , 171 , 0 ),
OS_MPIC_INTR_MAPLE_LW1_BD_5 = MPIC_INTR(INTERNAL , 172 , 0 ), OS_MPIC_IN←
TR_MAPLE_LW1_BD_6 = MPIC_INTR(INTERNAL , 173 , 0 ), OS_MPIC_INTR_MAPLE_L←

```

W1\_BD\_7 = MPIC\_INTR(INTERNAL , 174 , 0 ),  
OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_8 = MPIC\_INTR(INTERNAL , 175 , 0 ), OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_9 = MPIC\_INTR(INTERNAL , 176 , 0 ), OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_10 = MPIC\_INTR(INTERNAL , 177 , 0 ),  
OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_11 = MPIC\_INTR(INTERNAL , 178 , 0 ), OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_12 = MPIC\_INTR(INTERNAL , 179 , 0 ), OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_13 = MPIC\_INTR(INTERNAL , 180 , 0 ),  
OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_14 = MPIC\_INTR(INTERNAL , 181 , 0 ), OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_15 = MPIC\_INTR(INTERNAL , 182 , 0 ), OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_16 = MPIC\_INTR(INTERNAL , 183 , 0 ),  
OS\_MPIC\_INTR\_NUM\_184 = MPIC\_INTR(INTERNAL , 184 , 0 ), OS\_MPIC\_INTR\_NUM\_185 = MPIC\_INTR(INTERNAL , 185 , 0 ), OS\_MPIC\_INTR\_NUM\_186 = MPIC\_INTR(INTERNAL , 186 , 0 ),  
OS\_MPIC\_INTR\_NUM\_187 = MPIC\_INTR(INTERNAL , 187 , 0 ), OS\_MPIC\_INTR\_NUM\_188 = MPIC\_INTR(INTERNAL , 188 , 0 ), OS\_MPIC\_INTR\_NUM\_189 = MPIC\_INTR(INTERNAL , 189 , 0 ),  
OS\_MPIC\_INTR\_QTIMER\_BLK\_17 = MPIC\_INTR(INTERNAL , 190 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_18 = MPIC\_INTR(INTERNAL , 191 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_19 = MPIC\_INTR(INTERNAL , 192 , 0 ),  
OS\_MPIC\_INTR\_QTIMER\_BLK\_20 = MPIC\_INTR(INTERNAL , 193 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_21 = MPIC\_INTR(INTERNAL , 194 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_22 = MPIC\_INTR(INTERNAL , 195 , 0 ),  
OS\_MPIC\_INTR\_QTIMER\_BLK\_23 = MPIC\_INTR(INTERNAL , 196 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_24 = MPIC\_INTR(INTERNAL , 197 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_25 = MPIC\_INTR(INTERNAL , 198 , 0 ),  
OS\_MPIC\_INTR\_QTIMER\_BLK\_26 = MPIC\_INTR(INTERNAL , 199 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_27 = MPIC\_INTR(INTERNAL , 200 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_28 = MPIC\_INTR(INTERNAL , 201 , 0 ),  
OS\_MPIC\_INTR\_QTIMER\_BLK\_29 = MPIC\_INTR(INTERNAL , 202 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_30 = MPIC\_INTR(INTERNAL , 203 , 0 ), OS\_MPIC\_INTR\_QTIMER\_BLK\_31 = MPIC\_INTR(INTERNAL , 204 , 0 ),  
OS\_MPIC\_INTR\_QTIMER\_BLK\_32 = MPIC\_INTR(INTERNAL , 205 , 0 ), OS\_MPIC\_INTR\_NUM\_206 = MPIC\_INTR(INTERNAL , 206 , 0 ), OS\_MPIC\_INTR\_NUM\_207 = MPIC\_INTR(INTERNAL , 207 , 0 ),  
OS\_MPIC\_INTR\_NUM\_208 = MPIC\_INTR(INTERNAL , 208 , 0 ), OS\_MPIC\_INTR\_NUM\_209 = MPIC\_INTR(INTERNAL , 209 , 0 ), OS\_MPIC\_INTR\_NUM\_210 = MPIC\_INTR(INTERNAL , 210 , 0 ),  
OS\_MPIC\_INTR\_NUM\_211 = MPIC\_INTR(INTERNAL , 211 , 0 ), OS\_MPIC\_INTR\_NUM\_212 = MPIC\_INTR(INTERNAL , 212 , 0 ), OS\_MPIC\_INTR\_NUM\_213 = MPIC\_INTR(INTERNAL , 213 , 0 ),  
OS\_MPIC\_INTR\_NUM\_214 = MPIC\_INTR(INTERNAL , 214 , 0 ), OS\_MPIC\_INTR\_NUM\_215 = MPIC\_INTR(INTERNAL , 215 , 0 ), OS\_MPIC\_INTR\_NUM\_216 = MPIC\_INTR(INTERNAL , 216 , 0 ),  
OS\_MPIC\_INTR\_NUM\_217 = MPIC\_INTR(INTERNAL , 217 , 0 ), OS\_MPIC\_INTR\_NUM\_218 = MPIC\_INTR(INTERNAL , 218 , 0 ), OS\_MPIC\_INTR\_NUM\_219 = MPIC\_INTR(INTERNAL

## MPIC Module API

```

, 219 , 0 ),
OS_MPIC_INTR_NUM_220 = MPIC_INTR(INTERNAL , 220 , 0 ), OS_MPIC_INTR_NUM_221
= MPIC_INTR(INTERNAL , 221 , 0 ), OS_MPIC_INTR_NUM_222 = MPIC_INTR(INTERNAL
, 222 , 0 ),
OS_MPIC_INTR_NUM_223 = MPIC_INTR(INTERNAL , 223 , 0 ), OS_MPIC_INTR_NUM_224
= MPIC_INTR(INTERNAL , 224 , 0 ), OS_MPIC_INTR_NUM_225 = MPIC_INTR(INTERNAL
, 225 , 0 ),
OS_MPIC_INTR_NUM_226 = MPIC_INTR(INTERNAL , 226 , 0 ), OS_MPIC_INTR_NUM_227
= MPIC_INTR(INTERNAL , 227 , 0 ), OS_MPIC_INTR_NUM_228 = MPIC_INTR(INTERNAL
, 228 , 0 ),
OS_MPIC_INTR_NUM_229 = MPIC_INTR(INTERNAL , 229 , 0 ), OS_MPIC_INTR_NUM_230
= MPIC_INTR(INTERNAL , 230 , 0 ), OS_MPIC_INTR_NUM_231 = MPIC_INTR(INTERNAL
, 231 , 0 ),
OS_MPIC_INTR_NUM_232 = MPIC_INTR(INTERNAL , 232 , 0 ), OS_MPIC_INTR_NUM_233
= MPIC_INTR(INTERNAL , 233 , 0 ), OS_MPIC_INTR_NUM_234 = MPIC_INTR(INTERNAL
, 234 , 0 ),
OS_MPIC_INTR_NUM_235 = MPIC_INTR(INTERNAL , 235 , 0 ), OS_MPIC_INTR_NUM_236
= MPIC_INTR(INTERNAL , 236 , 0 ), OS_MPIC_INTR_NUM_237 = MPIC_INTR(INTERNAL
, 237 , 0 ),
OS_MPIC_INTR_NUM_238 = MPIC_INTR(INTERNAL , 238 , 0 ), OS_MPIC_INTR_NUM_239
= MPIC_INTR(INTERNAL , 239 , 0 ), OS_MPIC_INTR_NUM_240 = MPIC_INTR(INTERNAL
, 240 , 0 ),
OS_MPIC_INTR_NUM_241 = MPIC_INTR(INTERNAL , 241 , 0 ), OS_MPIC_INTR_NUM_242
= MPIC_INTR(INTERNAL , 242 , 0 ), OS_MPIC_INTR_NUM_243 = MPIC_INTR(INTERNAL
, 243 , 0 ),
OS_MPIC_INTR_NUM_244 = MPIC_INTR(INTERNAL , 244 , 0 ), OS_MPIC_INTR_NUM_245
= MPIC_INTR(INTERNAL , 245 , 0 ), OS_MPIC_INTR_NUM_246 = MPIC_INTR(INTERNAL
, 246 , 0 ),
OS_MPIC_INTR_NUM_247 = MPIC_INTR(INTERNAL , 247 , 0 ), OS_MPIC_INTR_NUM_248
= MPIC_INTR(INTERNAL , 248 , 0 ), OS_MPIC_INTR_NUM_249 = MPIC_INTR(INTERNAL
, 249 , 0 ),
OS_MPIC_INTR_NUM_250 = MPIC_INTR(INTERNAL , 250 , 0 ), OS_MPIC_INTR_NUM_251
= MPIC_INTR(INTERNAL , 251 , 0 ), OS_MPIC_INTR_NUM_252 = MPIC_INTR(INTERNAL
, 252 , 0 ),
OS_MPIC_INTR_NUM_253 = MPIC_INTR(INTERNAL , 253 , 0 ), OS_MPIC_INTR_NUM_254
= MPIC_INTR(INTERNAL , 254 , 0 ), OS_MPIC_INTR_NUM_255 = MPIC_INTR(INTERNAL
, 255 , 0 ),
OS_MPIC_INTR_IRQ_0 = MPIC_INTR(EXTERNAL , 0 , 0 ), OS_MPIC_INTR_IRQ_1 = MPI←
C_INTR(EXTERNAL , 1 , 0 ), OS_MPIC_INTR_IRQ_2 = MPIC_INTR(EXTERNAL , 2 , 0 ),
OS_MPIC_INTR_IRQ_3 = MPIC_INTR(EXTERNAL , 3 , 0 ), OS_MPIC_INTR_IRQ_4 = MPI←
C_INTR(EXTERNAL , 4 , 0 ), OS_MPIC_INTR_IRQ_5 = MPIC_INTR(EXTERNAL , 5 , 0 ),
OS_MPIC_INTR_IRQ_6 = MPIC_INTR(EXTERNAL , 6 , 0 ), OS_MPIC_INTR_IRQ_7 = MPI←
C_INTR(EXTERNAL , 7 , 0 ), OS_MPIC_INTR_IRQ_8 = MPIC_INTR(EXTERNAL , 8 , 0 ),
OS_MPIC_INTR_IRQ_9 = MPIC_INTR(EXTERNAL , 9 , 0 ), OS_MPIC_INTR_IRQ_10 = MP←
IC_INTR(EXTERNAL , 10 , 0 ), OS_MPIC_INTR_IRQ_11 = MPIC_INTR(EXTERNAL , 11 , 0

```

),  
OS\_MPIC\_INTR\_TIMER\_0 = MPIC\_INTR(TIMERS , 0 , 0 ), OS\_MPIC\_INTR\_TIMER\_1 = MPIC\_INTR(TIMERS , 1 , 0 ), OS\_MPIC\_INTR\_TIMER\_2 = MPIC\_INTR(TIMERS , 2 , 0 ),  
OS\_MPIC\_INTR\_TIMER\_3 = MPIC\_INTR(TIMERS , 3 , 0 ), OS\_MPIC\_INTR\_TIMER\_4 = MPIC\_INTR(TIMERS , 4 , 0 ), OS\_MPIC\_INTR\_TIMER\_5 = MPIC\_INTR(TIMERS , 5 , 0 ),  
OS\_MPIC\_INTR\_TIMER\_6 = MPIC\_INTR(TIMERS , 6 , 0 ), OS\_MPIC\_INTR\_TIMER\_7 = MPIC\_INTR(TIMERS , 7 , 0 ), OS\_MPIC\_INTR\_MSG\_0 = MPIC\_INTR(MSG , 0 , 0 ),  
OS\_MPIC\_INTR\_MSG\_1 = MPIC\_INTR(MSG , 1 , 0 ), OS\_MPIC\_INTR\_MSG\_2 = MPIC\_INTR(MSG , 2 , 0 ), OS\_MPIC\_INTR\_MSG\_3 = MPIC\_INTR(MSG , 3 , 0 ),  
OS\_MPIC\_INTR\_MSG\_4 = MPIC\_INTR(MSG , 4 , 0 ), OS\_MPIC\_INTR\_MSG\_5 = MPIC\_INTR(MSG , 5 , 0 ), OS\_MPIC\_INTR\_MSG\_6 = MPIC\_INTR(MSG , 6 , 0 ),  
OS\_MPIC\_INTR\_MSG\_7 = MPIC\_INTR(MSG , 7 , 0 ), OS\_MPIC\_INTR\_MSG\_8 = MPIC\_INTR(MSG , 8 , 0 ), OS\_MPIC\_INTR\_MSG\_9 = MPIC\_INTR(MSG , 9 , 0 ),  
OS\_MPIC\_INTR\_MSG\_10 = MPIC\_INTR(MSG , 10 , 0 ), OS\_MPIC\_INTR\_MSG\_11 = MPIC\_INTR(MSG , 11 , 0 ), OS\_MPIC\_INTR\_MSG\_12 = MPIC\_INTR(MSG , 12 , 0 ),  
OS\_MPIC\_INTR\_MSG\_13 = MPIC\_INTR(MSG , 13 , 0 ), OS\_MPIC\_INTR\_MSG\_14 = MPIC\_INTR(MSG , 14 , 0 ), OS\_MPIC\_INTR\_MSG\_15 = MPIC\_INTR(MSG , 15 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_0 = MPIC\_INTR(SHARED\_MSG , 0 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_1 = MPIC\_INTR(SHARED\_MSG , 1 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_2 = MPIC\_INTR(SHARED\_MSG , 2 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_3 = MPIC\_INTR(SHARED\_MSG , 3 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_4 = MPIC\_INTR(SHARED\_MSG , 4 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_5 = MPIC\_INTR(SHARED\_MSG , 5 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_6 = MPIC\_INTR(SHARED\_MSG , 6 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_7 = MPIC\_INTR(SHARED\_MSG , 7 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_8 = MPIC\_INTR(SHARED\_MSG , 8 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_9 = MPIC\_INTR(SHARED\_MSG , 9 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_10 = MPIC\_INTR(SHARED\_MSG , 10 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_11 = MPIC\_INTR(SHARED\_MSG , 11 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_12 = MPIC\_INTR(SHARED\_MSG , 12 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_13 = MPIC\_INTR(SHARED\_MSG , 13 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_14 = MPIC\_INTR(SHARED\_MSG , 14 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_15 = MPIC\_INTR(SHARED\_MSG , 15 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_16 = MPIC\_INTR(SHARED\_MSG , 16 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_17 = MPIC\_INTR(SHARED\_MSG , 17 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_18 = MPIC\_INTR(SHARED\_MSG , 18 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_19 = MPIC\_INTR(SHARED\_MSG , 19 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_20 = MPIC\_INTR(SHARED\_MSG , 20 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_21 = MPIC\_INTR(SHARED\_MSG , 21 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_22 = MPIC\_INTR(SHARED\_MSG , 22 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_23 = MPIC\_INTR(SHARED\_MSG , 23 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_24 = MPIC\_INTR(SHARED\_MSG , 24 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_25 = MPIC\_INTR(SHARED\_MSG , 25 , 0 ), OS\_MPIC\_INTR\_SHARED\_MSG\_26 = MPIC\_INTR(SHARED\_MSG , 26 , 0 ),  
OS\_MPIC\_INTR\_SHARED\_MSG\_27 = MPIC\_INTR(SHARED\_MSG , 27 , 0 ), OS\_MPIC\_IN

## MPIC Module API

```
TR_SHARED_MSG_28 = MPIC_INTR(SHARED_MSG , 28 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_29 = MPIC_INTR(SHARED_MSG , 29 , 0 ),
OS_MPIC_INTR_SHARED_MSG_30 = MPIC_INTR(SHARED_MSG , 30 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_31 = MPIC_INTR(SHARED_MSG , 31 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_32 = MPIC_INTR(SHARED_MSG , 32 , 0 ),
OS_MPIC_INTR_SHARED_MSG_33 = MPIC_INTR(SHARED_MSG , 33 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_34 = MPIC_INTR(SHARED_MSG , 34 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_35 = MPIC_INTR(SHARED_MSG , 35 , 0 ),
OS_MPIC_INTR_SHARED_MSG_36 = MPIC_INTR(SHARED_MSG , 36 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_37 = MPIC_INTR(SHARED_MSG , 37 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_38 = MPIC_INTR(SHARED_MSG , 38 , 0 ),
OS_MPIC_INTR_SHARED_MSG_39 = MPIC_INTR(SHARED_MSG , 39 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_40 = MPIC_INTR(SHARED_MSG , 40 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_41 = MPIC_INTR(SHARED_MSG , 41 , 0 ),
OS_MPIC_INTR_SHARED_MSG_42 = MPIC_INTR(SHARED_MSG , 42 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_43 = MPIC_INTR(SHARED_MSG , 43 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_44 = MPIC_INTR(SHARED_MSG , 44 , 0 ),
OS_MPIC_INTR_SHARED_MSG_45 = MPIC_INTR(SHARED_MSG , 45 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_46 = MPIC_INTR(SHARED_MSG , 46 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_47 = MPIC_INTR(SHARED_MSG , 47 , 0 ),
OS_MPIC_INTR_SHARED_MSG_48 = MPIC_INTR(SHARED_MSG , 48 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_49 = MPIC_INTR(SHARED_MSG , 49 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_50 = MPIC_INTR(SHARED_MSG , 50 , 0 ),
OS_MPIC_INTR_SHARED_MSG_51 = MPIC_INTR(SHARED_MSG , 51 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_52 = MPIC_INTR(SHARED_MSG , 52 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_53 = MPIC_INTR(SHARED_MSG , 53 , 0 ),
OS_MPIC_INTR_SHARED_MSG_54 = MPIC_INTR(SHARED_MSG , 54 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_55 = MPIC_INTR(SHARED_MSG , 55 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_56 = MPIC_INTR(SHARED_MSG , 56 , 0 ),
OS_MPIC_INTR_SHARED_MSG_57 = MPIC_INTR(SHARED_MSG , 57 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_58 = MPIC_INTR(SHARED_MSG , 58 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_59 = MPIC_INTR(SHARED_MSG , 59 , 0 ),
OS_MPIC_INTR_SHARED_MSG_60 = MPIC_INTR(SHARED_MSG , 60 , 0 ), OS_MPIC_IN_
TR_SHARED_MSG_61 = MPIC_INTR(SHARED_MSG , 61 , 0 ), OS_MPIC_INTR_SHARED_
_MSG_62 = MPIC_INTR(SHARED_MSG , 62 , 0 ),
OS_MPIC_INTR_SHARED_MSG_63 = MPIC_INTR(SHARED_MSG , 63 , 0 ), OS_MPIC_IN_
TR_IPI_0 = MPIC_INTR(IPI , 0 , 0 ), OS_MPIC_INTR_IPI_1 = MPIC_INTR(IPI , 1 , 0 ),
OS_MPIC_INTR_IPI_2 = MPIC_INTR(IPI , 2 , 0 ), OS_MPIC_INTR_IPI_3 = MPIC_INTR(IPI ,
3 , 0 ) }
```

### 2.14.2.2 Macro Definition Documentation

**2.14.2.2.1 #define NUM\_OF\_MPIC\_IPI\_CORES (OS\_SOC\_MAX\_NUM\_OF\_CORES + OS\_SOC\_MAX\_NUM\_OF\_PA\_THREADS)**

The amount of mpic IPI supported cores.

**2.14.2.2.2 #define MPIC\_NUM\_OF\_EXT\_INTRS 12**

The amount of External interrupts.

**2.14.2.2.3 #define MPIC\_NUM\_OF\_INT\_INTRS 256**

The amount of internal interrupts.

**2.14.2.2.4 #define MPIC\_NUM\_OF\_TIMERS 8**

The amount of Timers interrupts.

**2.14.2.2.5 #define MPIC\_NUM\_OF\_MSG\_INTRS 16**

The amount of Message interrupts.

**2.14.2.2.6 #define MPIC\_NUM\_OF\_SMSG\_INTRS 64**

The amount of MSI interrupts.

**2.14.2.2.7 #define MPIC\_NUM\_OF\_IPI\_EVENTS 4**

The amount of IPI interrupts.

**2.14.2.2.8 #define MPIC\_NUM\_OF\_LOW\_INT\_INTRS 160**

The amount of low internal interrupts.

**2.14.2.2.9 #define MPIC\_MAX\_NUM\_OF\_INTR\_SRC**

Maximum number of interrupt source, IPI events takes into account all chip's core, both PowerPC and StarCore.

## MPIC Module API

### 2.14.2.2.10 #define MPIC\_MULTI\_SRC\_INTERNAL\_INTERRUPTS

number of interrupt source per interrupt index

### 2.14.2.2.11 #define MPIC\_MULTI\_SRC\_INTERNAL\_INTERRUPTS\_COUNT 40

number of multi-source interrupts

### 2.14.2.2.12 #define MPIC\_INTR( *type*, *idx*, *mult\_src\_idx* ) (((uint32\_t)O← S\_MPIC\_INTR\_GROUP\_##*type* << 20) | ((*mult\_src\_idx*) << 12) | (*idx*))

interrupt id [group | multi-source index | interrupt index]

### 2.14.2.2.13 #define MPIC\_INTR\_TO\_IDX( *mpic\_intr\_id* ) (*mpic\_intr\_id* & 0xffff)

returns the interrupt id in the group from the interrupt general id

## 2.14.2.3 Enumeration Type Documentation

### 2.14.2.3.1 enum os\_mpic\_intr\_groups\_t

MPIC interrupt groups.

This enum is not directly used in the MPIC API, but represents the internal enumeration of interrupt groups and thus needed for the definition of MPIC interrupt IDs (see *mpic\_intr\_id*).

Enumerator

- OS\_MPIC\_INTR\_GROUP\_INTERNAL* Internal interrupts group.
- OS\_MPIC\_INTR\_GROUP\_EXTERNAL* External interrupts group.
- OS\_MPIC\_INTR\_GROUP\_TIMERS* Timers interrupts group.
- OS\_MPIC\_INTR\_GROUP\_MSG* Message interrupts group.
- OS\_MPIC\_INTR\_GROUP\_SHARED\_MSG* MSI interrupts group.
- OS\_MPIC\_INTR\_GROUP\_IPI* IPI interrupts group.

### 2.14.2.3.2 enum os\_mpic\_intr\_id\_t

Enumeration of MPIC interrupts.

Enumerator

- OS\_MPIC\_INTR\_FM\_ERR* Frame manager error.

***OS\_MPIC\_INTR\_BM\_ERR*** Buffer manager error.  
***OS\_MPIC\_INTR\_QM\_ERR*** Queue manager error.  
***OS\_MPIC\_INTR\_L2\_CACHE\_ERR*** L2 Cache error.  
***OS\_MPIC\_INTR\_RMAN\_ERR*** RIO message manager error.  
***OS\_MPIC\_INTR\_DDR\_1\_ERR*** Memory controller 1 error.  
***OS\_MPIC\_INTR\_DDR\_0\_ERR*** Memory controller 0 error.  
***OS\_MPIC\_INTRROS\_MPC\_1\_ERR*** CoreNet platform cache 1 (CPC1) error.  
***OS\_MPIC\_INTR\_CPC\_0\_ERR*** CoreNet platform cache 0 (CPC0) error.  
***OS\_MPIC\_INTR\_MURAM\_ECC\_ERR*** Internal RAM multi-bit ECC error.  
***OS\_MPIC\_INTR\_PAMU\_ERR*** PAMU hardware error.  
***OS\_MPIC\_INTR\_CCF\_ERR*** CoreNet coherency fabric (CCF) error.  
***OS\_MPIC\_INTR\_WATCHDOG*** Watchdog interrupts.  
***OS\_MPIC\_INTR\_TMU\_0*** Termal monitor unit 0.  
***OS\_MPIC\_INTR\_TMU\_1*** Termal monitor unit 1.  
***OS\_MPIC\_INTR\_PCI\_ERR*** PCI error.  
***OS\_MPIC\_INTR\_PAMU*** PAMU (access violations)  
***OS\_MPIC\_INTR\_IFC*** IFC.  
***OS\_MPIC\_INTR\_DMA\_0\_CH\_0*** DMA0 channel 0.  
***OS\_MPIC\_INTR\_DMA\_0\_CH\_1*** DMA0 channel 1.  
***OS\_MPIC\_INTR\_DMA\_0\_CH\_2*** DMA0 channel 2.  
***OS\_MPIC\_INTR\_DMA\_0\_CH\_3*** DMA0 channel 3.  
***OS\_MPIC\_INTR\_DMA\_1\_CH\_0*** DMA1 channel 0.  
***OS\_MPIC\_INTR\_DMA\_1\_CH\_1*** DMA1 channel 1.  
***OS\_MPIC\_INTR\_DMA\_1\_CH\_2*** DMA1 channel 2.  
***OS\_MPIC\_INTR\_DMA\_1\_CH\_3*** DMA1 channel 3.  
***OS\_MPIC\_INTR\_DUART\_UART\_0*** DUART0 UART0.  
***OS\_MPIC\_INTR\_DUART\_UART\_1*** DUART0 UART1.  
***OS\_MPIC\_INTR\_DUART\_UART\_2*** DUART1 UART2.  
***OS\_MPIC\_INTR\_DUART\_UART\_3*** DUART1 UART3.  
***OS\_MPIC\_INTR\_I2C\_0*** I2C0 controller 0.  
***OS\_MPIC\_INTR\_I2C\_1*** I2C0 controller 1.  
***OS\_MPIC\_INTR\_I2C\_2*** I2C1 controller 2.  
***OS\_MPIC\_INTR\_I2C\_3*** I2C1 controller 3.  
***OS\_MPIC\_INTR\_PCIE\_INTA*** PCI Express INTA.  
***OS\_MPIC\_INTR\_USB*** USB controller.  
***OS\_MPIC\_INTR\_ESDHC*** eSDHC  
***OS\_MPIC\_INTR\_PM*** Performance monitor.  
***OS\_MPIC\_INTR\_ESPI*** eSPI  
***OS\_MPIC\_INTR\_GPIO\_1*** GPIO 1.  
***OS\_MPIC\_INTR\_GPIO\_0*** GPIO 0.  
***OS\_MPIC\_INTR\_DMA\_0\_CH\_4*** DMA0 channel 4.  
***OS\_MPIC\_INTR\_DMA\_0\_CH\_5*** DMA0 channel 5.  
***OS\_MPIC\_INTR\_DMA\_0\_CH\_6*** DMA0 channel 6.  
***OS\_MPIC\_INTR\_DMA\_0\_CH\_7*** DMA0 channel 7.  
***OS\_MPIC\_INTR\_DMA\_1\_CH\_4*** DMA1 channel 4.

## MPIC Module API

*OS\_MPIC\_INTR\_DMA\_1\_CH\_5* DMA1 channel 5.  
*OS\_MPIC\_INTR\_DMA\_1\_CH\_6* DMA1 channel 6.  
*OS\_MPIC\_INTR\_DMA\_1\_CH\_7* DMA1 channel 7.  
*OS\_MPIC\_INTR\_EPU\_0* Event processing unit 0.  
*OS\_MPIC\_INTR\_EPU\_1* Event processing unit 1.  
*OS\_MPIC\_INTR\_GPIO\_2* GPIO 2.  
*OS\_MPIC\_INTR\_SEC\_JQ\_0* SEC JQ-0.  
*OS\_MPIC\_INTR\_SEC\_JQ\_1* SEC JQ-1.  
*OS\_MPIC\_INTR\_SEC\_JQ\_2* SEC JQ-2.  
*OS\_MPIC\_INTR\_SEC\_JQ\_3* SEC JQ-3.  
*OS\_MPIC\_INTR\_SEC\_RTIC* SEC global error.  
*OS\_MPIC\_INTR\_SEC\_MONITOR* Security monitor.  
*OS\_MPIC\_INTR\_EPU\_2* Event processing unit 2.  
*OS\_MPIC\_INTR\_EPU\_3* Event processing unit 3.  
*OS\_MPIC\_INTR\_FM* Frame Manager.  
*OS\_MPIC\_INTR\_MDIO\_0* MDIO 0.  
*OS\_MPIC\_INTR\_MDIO\_1* MDIO 1.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_0* Queue Manager Portal 0.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_0* Buffer Manager Portal 0.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_1* Queue Manager Portal 1.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_1* Buffer Manager Portal 1.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_2* Queue Manager Portal 2.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_2* Buffer Manager Portal 2.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_3* Queue Manager Portal 3.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_3* Buffer Manager Portal 3.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_4* Queue Manager Portal 4.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_4* Buffer Manager Portal 4.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_5* Queue Manager Portal 5.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_5* Buffer Manager Portal 5.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_6* Queue Manager Portal 6.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_6* Buffer Manager Portal 6.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_7* Queue Manager Portal 7.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_7* Buffer Manager Portal 7.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_8* Queue Manager Portal 8.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_8* Buffer Manager Portal 8.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_9* Queue Manager Portal 9.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_9* Buffer Manager Portal 9.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_10* Queue Manager Portal 10.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_10* Buffer Manager Portal 10.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_11* Queue Manager Portal 11.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_11* Buffer Manager Portal 11.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_12* Queue Manager Portal 12.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_12* Buffer Manager Portal 12.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_13* Queue Manager Portal 13.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_13* Buffer Manager Portal 13.

*OS\_MPIC\_INTR\_QM\_PORTAL\_14* Queue Manager Portal 14.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_14* Buffer Manager Portal 14.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_15* Queue Manager Portal 15.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_15* Buffer Manager Portal 15.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_16* Queue Manager Portal 16.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_16* Buffer Manager Portal 16.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_17* Queue Manager Portal 17.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_17* Buffer Manager Portal 17.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_18* Queue Manager Portal 18.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_18* Buffer Manager Portal 18.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_19* Queue Manager Portal 19.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_19* Buffer Manager Portal 19.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_20* Queue Manager Portal 20.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_20* Buffer Manager Portal 20.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_21* Queue Manager Portal 21.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_21* Buffer Manager Portal 21.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_22* Queue Manager Portal 22.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_22* Buffer Manager Portal 22.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_23* Queue Manager Portal 23.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_23* Buffer Manager Portal 23.  
*OS\_MPIC\_INTR\_QM\_PORTAL\_24* Queue Manager Portal 24.  
*OS\_MPIC\_INTR\_BM\_PORTAL\_24* Buffer Manager Portal 24.  
*OS\_MPIC\_INTR\_NUM\_138* internal interrupt 138  
*OS\_MPIC\_INTR\_NUM\_139* internal interrupt 139  
*OS\_MPIC\_INTR\_NUM\_140* internal interrupt 140  
*OS\_MPIC\_INTR\_NUM\_141* internal interrupt 141  
*OS\_MPIC\_INTR\_NUM\_142* internal interrupt 142  
*OS\_MPIC\_INTR\_NUM\_143* internal interrupt 143  
*OS\_MPIC\_INTR\_NUM\_144* internal interrupt 144  
*OS\_MPIC\_INTR\_NUM\_145* internal interrupt 145  
*OS\_MPIC\_INTR\_NUM\_146* internal interrupt 146  
*OS\_MPIC\_INTR\_NUM\_147* internal interrupt 147  
*OS\_MPIC\_INTR\_NUM\_148* internal interrupt 148  
*OS\_MPIC\_INTR\_NUM\_149* internal interrupt 149  
*OS\_MPIC\_INTR\_NUM\_150* internal interrupt 150  
*OS\_MPIC\_INTR\_NUM\_151* internal interrupt 151  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_1* MAPLE-LW0 BD 1.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_2* MAPLE-LW0 BD 2.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_3* MAPLE-LW0 BD 3.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_4* MAPLE-LW0 BD 4.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_5* MAPLE-LW0 BD 5.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_6* MAPLE-LW0 BD 6.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_7* MAPLE-LW0 BD 7.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_8* MAPLE-LW0 BD 8.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_9* MAPLE-LW0 BD 9.

*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_10* MAPLE-LW0 BD 10.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_11* MAPLE-LW0 BD 11.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_12* MAPLE-LW0 BD 12.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_13* MAPLE-LW0 BD 13.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_14* MAPLE-LW0 BD 14.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_15* MAPLE-LW0 BD 15.  
*OS\_MPIC\_INTR\_MAPLE\_LW0\_BD\_16* MAPLE-LW0 BD 16.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_1* MAPLE-LW1 BD 1.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_2* MAPLE-LW1 BD 2.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_3* MAPLE-LW1 BD 3.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_4* MAPLE-LW1 BD 4.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_5* MAPLE-LW1 BD 5.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_6* MAPLE-LW1 BD 6.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_7* MAPLE-LW1 BD 7.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_8* MAPLE-LW1 BD 8.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_9* MAPLE-LW1 BD 9.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_10* MAPLE-LW1 BD 10.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_11* MAPLE-LW1 BD 11.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_12* MAPLE-LW1 BD 12.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_13* MAPLE-LW1 BD 13.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_14* MAPLE-LW1 BD 14.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_15* MAPLE-LW1 BD 15.  
*OS\_MPIC\_INTR\_MAPLE\_LW1\_BD\_16* MAPLE-LW1 BD 16.  
*OS\_MPIC\_INTR\_NUM\_184* internal interrupt 184  
*OS\_MPIC\_INTR\_NUM\_185* internal interrupt 185  
*OS\_MPIC\_INTR\_NUM\_186* internal interrupt 186  
*OS\_MPIC\_INTR\_NUM\_187* internal interrupt 187  
*OS\_MPIC\_INTR\_NUM\_188* internal interrupt 188  
*OS\_MPIC\_INTR\_NUM\_189* internal interrupt 189  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_17* Quad timer block 17.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_18* Quad timer block 18.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_19* Quad timer block 19.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_20* Quad timer block 20.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_21* Quad timer block 21.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_22* Quad timer block 22.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_23* Quad timer block 23.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_24* Quad timer block 24.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_25* Quad timer block 25.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_26* Quad timer block 26.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_27* Quad timer block 27.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_28* Quad timer block 28.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_29* Quad timer block 29.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_30* Quad timer block 30.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_31* Quad timer block 31.  
*OS\_MPIC\_INTR\_QTIMER\_BLK\_32* Quad timer block 32.

<i>OS_MPIC_INTR_NUM_206</i>	internal interrupt 206
<i>OS_MPIC_INTR_NUM_207</i>	internal interrupt 207
<i>OS_MPIC_INTR_NUM_208</i>	internal interrupt 208
<i>OS_MPIC_INTR_NUM_209</i>	internal interrupt 209
<i>OS_MPIC_INTR_NUM_210</i>	internal interrupt 210
<i>OS_MPIC_INTR_NUM_211</i>	internal interrupt 211
<i>OS_MPIC_INTR_NUM_212</i>	internal interrupt 212
<i>OS_MPIC_INTR_NUM_213</i>	internal interrupt 213
<i>OS_MPIC_INTR_NUM_214</i>	internal interrupt 214
<i>OS_MPIC_INTR_NUM_215</i>	internal interrupt 215
<i>OS_MPIC_INTR_NUM_216</i>	internal interrupt 216
<i>OS_MPIC_INTR_NUM_217</i>	internal interrupt 217
<i>OS_MPIC_INTR_NUM_218</i>	internal interrupt 218
<i>OS_MPIC_INTR_NUM_219</i>	internal interrupt 219
<i>OS_MPIC_INTR_NUM_220</i>	internal interrupt 220
<i>OS_MPIC_INTR_NUM_221</i>	internal interrupt 221
<i>OS_MPIC_INTR_NUM_222</i>	internal interrupt 222
<i>OS_MPIC_INTR_NUM_223</i>	internal interrupt 223
<i>OS_MPIC_INTR_NUM_224</i>	internal interrupt 224
<i>OS_MPIC_INTR_NUM_225</i>	internal interrupt 225
<i>OS_MPIC_INTR_NUM_226</i>	internal interrupt 226
<i>OS_MPIC_INTR_NUM_227</i>	internal interrupt 227
<i>OS_MPIC_INTR_NUM_228</i>	internal interrupt 228
<i>OS_MPIC_INTR_NUM_229</i>	internal interrupt 229
<i>OS_MPIC_INTR_NUM_230</i>	internal interrupt 230
<i>OS_MPIC_INTR_NUM_231</i>	internal interrupt 231
<i>OS_MPIC_INTR_NUM_232</i>	internal interrupt 232
<i>OS_MPIC_INTR_NUM_233</i>	internal interrupt 233
<i>OS_MPIC_INTR_NUM_234</i>	internal interrupt 234
<i>OS_MPIC_INTR_NUM_235</i>	internal interrupt 235
<i>OS_MPIC_INTR_NUM_236</i>	internal interrupt 236
<i>OS_MPIC_INTR_NUM_237</i>	internal interrupt 237
<i>OS_MPIC_INTR_NUM_238</i>	internal interrupt 238
<i>OS_MPIC_INTR_NUM_239</i>	internal interrupt 239
<i>OS_MPIC_INTR_NUM_240</i>	internal interrupt 240
<i>OS_MPIC_INTR_NUM_241</i>	internal interrupt 241
<i>OS_MPIC_INTR_NUM_242</i>	internal interrupt 242
<i>OS_MPIC_INTR_NUM_243</i>	internal interrupt 243
<i>OS_MPIC_INTR_NUM_244</i>	internal interrupt 244
<i>OS_MPIC_INTR_NUM_245</i>	internal interrupt 245
<i>OS_MPIC_INTR_NUM_246</i>	internal interrupt 246
<i>OS_MPIC_INTR_NUM_247</i>	internal interrupt 247
<i>OS_MPIC_INTR_NUM_248</i>	internal interrupt 248
<i>OS_MPIC_INTR_NUM_249</i>	internal interrupt 249
<i>OS_MPIC_INTR_NUM_250</i>	internal interrupt 250

## MPIC Module API

*OS\_MPIC\_INTR\_NUM\_251* internal interrupt 251  
*OS\_MPIC\_INTR\_NUM\_252* internal interrupt 252  
*OS\_MPIC\_INTR\_NUM\_253* internal interrupt 253  
*OS\_MPIC\_INTR\_NUM\_254* internal interrupt 254  
*OS\_MPIC\_INTR\_NUM\_255* internal interrupt 255  
*OS\_MPIC\_INTR\_IRQ\_0* External interrupt 0.  
*OS\_MPIC\_INTR\_IRQ\_1* External interrupt 1.  
*OS\_MPIC\_INTR\_IRQ\_2* External interrupt 2.  
*OS\_MPIC\_INTR\_IRQ\_3* External interrupt 3.  
*OS\_MPIC\_INTR\_IRQ\_4* External interrupt 4.  
*OS\_MPIC\_INTR\_IRQ\_5* External interrupt 5.  
*OS\_MPIC\_INTR\_IRQ\_6* External interrupt 6.  
*OS\_MPIC\_INTR\_IRQ\_7* External interrupt 7.  
*OS\_MPIC\_INTR\_IRQ\_8* External interrupt 8.  
*OS\_MPIC\_INTR\_IRQ\_9* External interrupt 9.  
*OS\_MPIC\_INTR\_IRQ\_10* External interrupt 10.  
*OS\_MPIC\_INTR\_IRQ\_11* External interrupt 11.  
*OS\_MPIC\_INTR\_TIMER\_0* Timer interrupt 0.  
*OS\_MPIC\_INTR\_TIMER\_1* Timer interrupt 1.  
*OS\_MPIC\_INTR\_TIMER\_2* Timer interrupt 2.  
*OS\_MPIC\_INTR\_TIMER\_3* Timer interrupt 3.  
*OS\_MPIC\_INTR\_TIMER\_4* Timer interrupt 4.  
*OS\_MPIC\_INTR\_TIMER\_5* Timer interrupt 5.  
*OS\_MPIC\_INTR\_TIMER\_6* Timer interrupt 6.  
*OS\_MPIC\_INTR\_TIMER\_7* Timer interrupt 7.  
*OS\_MPIC\_INTR\_MSG\_0* Message interrupt 0.  
*OS\_MPIC\_INTR\_MSG\_1* Message interrupt 1.  
*OS\_MPIC\_INTR\_MSG\_2* Message interrupt 2.  
*OS\_MPIC\_INTR\_MSG\_3* Message interrupt 3.  
*OS\_MPIC\_INTR\_MSG\_4* Message interrupt 4.  
*OS\_MPIC\_INTR\_MSG\_5* Message interrupt 5.  
*OS\_MPIC\_INTR\_MSG\_6* Message interrupt 6.  
*OS\_MPIC\_INTR\_MSG\_7* Message interrupt 7.  
*OS\_MPIC\_INTR\_MSG\_8* Message interrupt 8.  
*OS\_MPIC\_INTR\_MSG\_9* Message interrupt 9.  
*OS\_MPIC\_INTR\_MSG\_10* Message interrupt 10.  
*OS\_MPIC\_INTR\_MSG\_11* Message interrupt 11.  
*OS\_MPIC\_INTR\_MSG\_12* Message interrupt 12.  
*OS\_MPIC\_INTR\_MSG\_13* Message interrupt 13.  
*OS\_MPIC\_INTR\_MSG\_14* Message interrupt 14.  
*OS\_MPIC\_INTR\_MSG\_15* Message interrupt 15.  
*OS\_MPIC\_INTR\_SHARED\_MSG\_0* Shared message interrupt 0.  
*OS\_MPIC\_INTR\_SHARED\_MSG\_1* Shared message interrupt 1.  
*OS\_MPIC\_INTR\_SHARED\_MSG\_2* Shared message interrupt 2.  
*OS\_MPIC\_INTR\_SHARED\_MSG\_3* Shared message interrupt 3.

<i>OS_MPIC_INTR_SHARED_MSG_4</i>	Shared message interrupt 4.
<i>OS_MPIC_INTR_SHARED_MSG_5</i>	Shared message interrupt 5.
<i>OS_MPIC_INTR_SHARED_MSG_6</i>	Shared message interrupt 6.
<i>OS_MPIC_INTR_SHARED_MSG_7</i>	Shared message interrupt 7.
<i>OS_MPIC_INTR_SHARED_MSG_8</i>	Shared message interrupt 8.
<i>OS_MPIC_INTR_SHARED_MSG_9</i>	Shared message interrupt 9.
<i>OS_MPIC_INTR_SHARED_MSG_10</i>	Shared message interrupt 10.
<i>OS_MPIC_INTR_SHARED_MSG_11</i>	Shared message interrupt 11.
<i>OS_MPIC_INTR_SHARED_MSG_12</i>	Shared message interrupt 12.
<i>OS_MPIC_INTR_SHARED_MSG_13</i>	Shared message interrupt 13.
<i>OS_MPIC_INTR_SHARED_MSG_14</i>	Shared message interrupt 14.
<i>OS_MPIC_INTR_SHARED_MSG_15</i>	Shared message interrupt 15.
<i>OS_MPIC_INTR_SHARED_MSG_16</i>	Shared message interrupt 16.
<i>OS_MPIC_INTR_SHARED_MSG_17</i>	Shared message interrupt 17.
<i>OS_MPIC_INTR_SHARED_MSG_18</i>	Shared message interrupt 18.
<i>OS_MPIC_INTR_SHARED_MSG_19</i>	Shared message interrupt 19.
<i>OS_MPIC_INTR_SHARED_MSG_20</i>	Shared message interrupt 20.
<i>OS_MPIC_INTR_SHARED_MSG_21</i>	Shared message interrupt 21.
<i>OS_MPIC_INTR_SHARED_MSG_22</i>	Shared message interrupt 22.
<i>OS_MPIC_INTR_SHARED_MSG_23</i>	Shared message interrupt 23.
<i>OS_MPIC_INTR_SHARED_MSG_24</i>	Shared message interrupt 24.
<i>OS_MPIC_INTR_SHARED_MSG_25</i>	Shared message interrupt 25.
<i>OS_MPIC_INTR_SHARED_MSG_26</i>	Shared message interrupt 26.
<i>OS_MPIC_INTR_SHARED_MSG_27</i>	Shared message interrupt 27.
<i>OS_MPIC_INTR_SHARED_MSG_28</i>	Shared message interrupt 28.
<i>OS_MPIC_INTR_SHARED_MSG_29</i>	Shared message interrupt 29.
<i>OS_MPIC_INTR_SHARED_MSG_30</i>	Shared message interrupt 30.
<i>OS_MPIC_INTR_SHARED_MSG_31</i>	Shared message interrupt 31.
<i>OS_MPIC_INTR_SHARED_MSG_32</i>	Shared message interrupt 32.
<i>OS_MPIC_INTR_SHARED_MSG_33</i>	Shared message interrupt 33.
<i>OS_MPIC_INTR_SHARED_MSG_34</i>	Shared message interrupt 34.
<i>OS_MPIC_INTR_SHARED_MSG_35</i>	Shared message interrupt 35.
<i>OS_MPIC_INTR_SHARED_MSG_36</i>	Shared message interrupt 36.
<i>OS_MPIC_INTR_SHARED_MSG_37</i>	Shared message interrupt 37.
<i>OS_MPIC_INTR_SHARED_MSG_38</i>	Shared message interrupt 38.
<i>OS_MPIC_INTR_SHARED_MSG_39</i>	Shared message interrupt 39.
<i>OS_MPIC_INTR_SHARED_MSG_40</i>	Shared message interrupt 40.
<i>OS_MPIC_INTR_SHARED_MSG_41</i>	Shared message interrupt 41.
<i>OS_MPIC_INTR_SHARED_MSG_42</i>	Shared message interrupt 42.
<i>OS_MPIC_INTR_SHARED_MSG_43</i>	Shared message interrupt 43.
<i>OS_MPIC_INTR_SHARED_MSG_44</i>	Shared message interrupt 44.
<i>OS_MPIC_INTR_SHARED_MSG_45</i>	Shared message interrupt 45.
<i>OS_MPIC_INTR_SHARED_MSG_46</i>	Shared message interrupt 46.
<i>OS_MPIC_INTR_SHARED_MSG_47</i>	Shared message interrupt 47.
<i>OS_MPIC_INTR_SHARED_MSG_48</i>	Shared message interrupt 48.

## MPIC Module API

<i>OS_MPIC_INTR_SHARED_MSG_49</i>	Shared message interrupt 49.
<i>OS_MPIC_INTR_SHARED_MSG_50</i>	Shared message interrupt 50.
<i>OS_MPIC_INTR_SHARED_MSG_51</i>	Shared message interrupt 51.
<i>OS_MPIC_INTR_SHARED_MSG_52</i>	Shared message interrupt 52.
<i>OS_MPIC_INTR_SHARED_MSG_53</i>	Shared message interrupt 53.
<i>OS_MPIC_INTR_SHARED_MSG_54</i>	Shared message interrupt 54.
<i>OS_MPIC_INTR_SHARED_MSG_55</i>	Shared message interrupt 55.
<i>OS_MPIC_INTR_SHARED_MSG_56</i>	Shared message interrupt 56.
<i>OS_MPIC_INTR_SHARED_MSG_57</i>	Shared message interrupt 57.
<i>OS_MPIC_INTR_SHARED_MSG_58</i>	Shared message interrupt 58.
<i>OS_MPIC_INTR_SHARED_MSG_59</i>	Shared message interrupt 59.
<i>OS_MPIC_INTR_SHARED_MSG_60</i>	Shared message interrupt 60.
<i>OS_MPIC_INTR_SHARED_MSG_61</i>	Shared message interrupt 61.
<i>OS_MPIC_INTR_SHARED_MSG_62</i>	Shared message interrupt 62.
<i>OS_MPIC_INTR_SHARED_MSG_63</i>	Shared message interrupt 63.
<i>OS_MPIC_INTR_IPI_0</i>	Inter-processor interrupt 0.
<i>OS_MPIC_INTR_IPI_1</i>	Inter-processor interrupt 1.
<i>OS_MPIC_INTR_IPI_2</i>	Inter-processor interrupt 2.
<i>OS_MPIC_INTR_IPI_3</i>	Inter-processor interrupt 3.

### 2.14.3 MPIC runtime API

#### 2.14.3.1 Overview

MPIC runtime API.

#### Data Structures

- struct [os\\_mpic\\_intr\\_params\\_t](#)
- struct [os\\_mpic\\_isr\\_entry\\_t](#)

#### Macros

- #define [OS\\_VPR\\_PRIORITY\\_SET\(priority\)](#) priority << VPR\_PRIORITY\_SHIFT
- #define [OS\\_MPIC\\_DEFAULT\\_PRIORITY](#) 1
- #define [OS\\_MPIC\\_DEFAULT\\_POLARITY](#) [OS\\_MPIC\\_INTR\\_POLARITY\\_LOW](#)
- #define [OS\\_MPIC\\_DEFAULT\\_SENSE](#) [OS\\_MPIC\\_INTR\\_SENSE\\_EDGE](#)
- #define [OS\\_MPIC\\_DEFAULT\\_TARGET](#) [OS\\_MPIC\\_INTR\\_TARGET\\_DEFAULT](#)
- #define [osMplicSetIntr](#)(mpic\_intr\_id, isr, arg) [osMplicSetConfigIntr](#)(mpic\_intr\_id, isr, arg, [NULL](#))

#### Enumerations

- enum [os\\_mpic\\_intr\\_target\\_t](#) {
 [OS\\_MPIC\\_INTR\\_TARGET\\_DEFAULT](#), [OS\\_MPIC\\_INTR\\_TARGET\\_CRITICAL](#), [OS\\_MPIC\\_INTR\\_TARGET\\_HIGH](#)
}

```

INTR_TARGET_IRQ_OUT,
OS_MPIC_INTR_TARGET_MACHINE_CHECK, OS_MPIC_INTR_TARGET_SOC_INTR_0,
OS_MPIC_INTR_TARGET_SOC_INTR_1,
OS_MPIC_INTR_TARGET_SOC_INTR_2 }
• enum os_mpic_intr_sense_t { OS_MPIC_INTR_SENSE_EDGE, OS_MPIC_INTR_SENSE_LEVEL }
• enum os_mpic_intr_polarity_t { OS_MPIC_INTR_POLARITY_LOW, OS_MPIC_INTR_POLARITY_HIGH }

```

## Functions

- os\_status **osMpicSetConfigIntr** (uint32\_t mpic\_intr\_id, os\_mpic\_isr isr, os\_mpic\_arg arg, os\_mpic\_intr\_params\_t \*intr\_params)
- os\_status **osMpicWriteMessage** (uint32\_t mpic\_intr\_id, uint32\_t msg\_data, bool blocking)
- bool **osMpicReadMessage** (uint32\_t mpic\_intr\_id, uint32\_t \*msg\_data)
- void **osMpicReset** ()
- os\_status **osMpicEnableIntr** (uint32\_t mpic\_intr\_id)
- os\_status **osMpicDisableIntr** (uint32\_t mpic\_intr\_id)
- os\_status **osMpicWriteMsi** (uint32\_t mpic\_intr\_id, uint8\_t signal)
- os\_status **osMpicMsiCoalescingConfig** (uint32\_t mpic\_intr\_id, uint32\_t coalescing\_mask)
- os\_status **osMpicReadMsiSignalRegister** (uint32\_t mpic\_intr\_id, uint32\_t \*msir)
- os\_status **osMpicFreeIntr** (uint32\_t mpic\_intr\_id)
- os\_status **osMpicFindMsiIntr** (uint32\_t \*mpic\_intr\_id)

### 2.14.3.2 Data Structure Documentation

#### 2.14.3.2.1 struct os\_mpic\_intr\_params\_t

MPIC Interrupt Configuration Parameters.

#### Data Fields

- uint8\_t **priority**
- **os\_mpic\_intr\_target\_t target**
- **os\_mpic\_intr\_sense\_t sense**
- **os\_mpic\_intr\_polarity\_t polarity**

#### 2.14.3.2.1.1 Field Documentation

##### 2.14.3.2.1.1.1 uint8\_t os\_mpic\_intr\_params\_t::priority

Interrupt priority: 0 disabled, 1 lowest, ...

15 highest

##### 2.14.3.2.1.1.2 os\_mpic\_intr\_target\_t os\_mpic\_intr\_params\_t::target

Interrupt target selection.

## MPIC Module API

### 2.14.3.2.1.1.3 **os\_mpic\_intr\_sense\_t os\_mpic\_intr\_params\_t::sense**

Interrupt sense (external interrupts only)

### 2.14.3.2.1.1.4 **os\_mpic\_intr\_polarity\_t os\_mpic\_intr\_params\_t::polarity**

Interrupt polarity (internal/external interrupts only)

### 2.14.3.2.2 **struct os\_mpic\_isr\_entry\_t**

Interrupt table definition.

#### Data Fields

- **os\_mpic\_isr isr**
- **os\_mpic\_arg arg**

### 2.14.3.2.2.1 Field Documentation

#### 2.14.3.2.2.1.1 **os\_mpic\_isr os\_mpic\_isr\_entry\_t::isr**

Interrupt service routine (ISR)

#### 2.14.3.2.2.1.2 **os\_mpic\_arg os\_mpic\_isr\_entry\_t::arg**

Argument for the ISR.

### 2.14.3.3 Macro Definition Documentation

#### 2.14.3.3.1 **#define OS\_VPR\_PRIORITY\_SET( priority ) priority << VPR\_PRIORITY\_SHIFT**

MPIC default interrupt parameters (internal/external interrupts only)

use to set priority in vpr register

#### 2.14.3.3.2 **#define OS\_MPIC\_DEFAULT\_PRIORITY 1**

Default interrupt priority - lowest priority 1.

#### 2.14.3.3.3 **#define OS\_MPIC\_DEFAULT\_POLARITY OS\_MPIC\_INTR\_POLARITY\_LOW**

Default interrupt polarity - active-low.

#### 2.14.3.3.4 #define OS\_MPIC\_DEFAULT\_SENSE OS\_MPIC\_INTR\_SENSE\_EDGE

Default interrupt sense edge-sensitive.

#### 2.14.3.3.5 #define OS\_MPIC\_DEFAULT\_TARGET OS\_MPIC\_INTR\_TARGET\_DEFAULT

Default interrupt line (core int)

#### 2.14.3.3.6 #define osMpicSetIntr( *mpic\_intr\_id*, *isr*, *arg* ) osMpicSetConfigIntr(*mpic\_intr\_id*, *isr*,*arg*,NULL)

Function osMpicSetIntr - sets interrupt with default parameters.

### 2.14.3.4 Enumeration Type Documentation

#### 2.14.3.4.1 enum os\_mpic\_intr\_target\_t

MPIC interrupt target selection.

Enumerator

- OS\_MPIC\_INTR\_TARGET\_DEFAULT* Default interrupt line (core int)
- OS\_MPIC\_INTR\_TARGET\_CRITICAL* Critical interrupt line (core cint)
- OS\_MPIC\_INTR\_TARGET\_IRQ\_OUT* IRQ\_OUT signal for external processing.
- OS\_MPIC\_INTR\_TARGET\_MACHINE\_CHECK* Machine check interrupt line (core mcp)
- OS\_MPIC\_INTR\_TARGET\_SOC\_INTR\_0* SoC-specific interrupt routing (option 0)
- OS\_MPIC\_INTR\_TARGET\_SOC\_INTR\_1* SoC-specific interrupt routing (option 1)
- OS\_MPIC\_INTR\_TARGET\_SOC\_INTR\_2* SoC-specific interrupt routing (option 2)

#### 2.14.3.4.2 enum os\_mpic\_intr\_sense\_t

MPIC interrupt sense modes (external interrupts only)

Enumerator

- OS\_MPIC\_INTR\_SENSE\_EDGE* Interrupt is edge-sensitive.
- OS\_MPIC\_INTR\_SENSE\_LEVEL* Interrupt is level-sensitive.

#### 2.14.3.4.3 enum os\_mpic\_intr\_polarity\_t

MPIC interrupt polarity modes (internal/external interrupts only)

## MPIC Module API

Enumerator

***OS\_MPIC\_INTR\_POLARITY\_LOW*** For edge-sensitive interrupts: high-to-low triggered; For level-sensitive interrupts: active-low.

***OS\_MPIC\_INTR\_POLARITY\_HIGH*** For edge-sensitive interrupts: low-to-high triggered; For level-sensitive interrupts: active-high.

### 2.14.3.5 Function Documentation

#### 2.14.3.5.1 ***os\_status osMpicSetConfigIntr( uint32\_t mpic\_intr\_id, os\_mpic\_isr isr, os\_mpic\_arg arg, os\_mpic\_intr\_params\_t \* intr\_params )***

Registration of an interrupt source.

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by <i>os_mpic_intr_id</i> .
in	<i>isr</i>	- Callback routine to be called when interrupt occurs;
in	<i>arg</i>	- This argument will be passed in the <i>isr</i> callback.
in	<i>intr_params</i>	- This argument contain the requested interrupt parameters.

Returns

*OS\_SUCCESS* on success; Error code otherwise.

#### 2.14.3.5.2 ***os\_status osMpicWriteMessage( uint32\_t mpic\_intr\_id, uint32\_t msg\_data, bool blocking )***

Write one of the message registers to issue a message interrupt to the assigned core.

The message interrupts can be used as a doorbell mechanism between cores. The user writes a 32-bit data to one of the message registers. When this value is written, the core assigned to that interrupt is interrupted and may read the message data using the [osMpicReadMessage\(\)](#) routine. Cores are assigned to message interrupts as with any other interrupt, using the [osMpicSetIntr\(\)](#) routine.

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by <i>os_mpic_intr_id</i> .
----	---------------------	---

in	<i>msg_data</i>	- The message data to write (up to 32-bits).
in	<i>blocking</i>	- FALSE to return after the message is written; TRUE to block until the message is read; Note that blocking mode has no timeout, and it is not recommended to use blocking mode when running in interrupt context.

Returns

OS\_SUCCESS on success; Error code otherwise.

#### 2.14.3.5.3 **bool osMpicReadMessage ( uint32\_t *mpic\_intr\_id*, uint32\_t \* *msg\_data* )**

Read one of the message registers to retrieve its 32-bit data.

The message interrupts can be used as a doorbell mechanism between cores. The user writes a 32-bit data to one of the message registers via [osMpicWriteMessage\(\)](#) routine. When this value is written, the core assigned to that interrupt is interrupted and may read the message data using this routine. Cores are assigned to message interrupts as with any other interrupt, using the [osMpicSetIntr\(\)](#) routine. This routine may be called by the message interrupt handler, or even in polling mode (without registering for the interrupt). In polling mode, the return value indicates whether a message was pending (in which case the returned message data is valid).

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by <code>os_mpic_intr_id</code> .
out	<i>msg_data</i>	- Returns the message data (up to 32-bits) only if a message was pending.

Returns

TRUE if a message was pending on the given message ID; FALSE otherwise.

#### 2.14.3.5.4 **void osMpicReset ( )**

Reset MPIC.

Warning

Needs to be used only by the MPIC owner.

Returns

None.

## MPIC Module API

### 2.14.3.5.5 os\_status osMpicEnableIntr ( uint32\_t mpic\_intr\_id )

Unmask (enable) a specific interrupt source.

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by os_mpic_intr_id.
----	---------------------	---

Returns

OS\_SUCCESS on success; Error code otherwise.

### 2.14.3.5.6 os\_status osMpicDisableIntr ( uint32\_t mpic\_intr\_id )

Mask (disable) a specific interrupt source.

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by os_mpic_intr_id.
----	---------------------	---

Returns

OS\_SUCCESS on success; Error code otherwise.

### 2.14.3.5.7 os\_status osMpicWriteMsi ( uint32\_t mpic\_intr\_id, uint8\_t signal )

Invoke an interrupt to the assigned signal.

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by os_mpic_intr_id.
out	<i>signal</i>	- The assigned signal (valid values: 0-31).

Returns

OS\_SUCCESS on success; Error code otherwise.

### 2.14.3.5.8 os\_status osMpicMsiCoalescingConfig ( uint32\_t mpic\_intr\_id, uint32\_t coalescing\_mask )

Configure the coalescing settings for one of the MSI.

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by os_mpic_intr_id.
out	<i>coalescing_</i> <i>mask</i>	- The signals included in coalescing. (up to 32-bits).

Returns

OS\_SUCCESS on success; Error code otherwise.

#### 2.14.3.5.9 **os\_status osMpicReadMsiSignalRegister ( uint32\_t *mpic\_intr\_id*, uint32\_t \* *msir* )**

Reads the signals from the MSI message register.

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by os_mpic_intr_id.
out	<i>msir</i>	- Pointer to the signals register.

Returns

OS\_SUCCESS on success; Error code otherwise.

#### 2.14.3.5.10 **os\_status osMpicFreeIntr ( uint32\_t *mpic\_intr\_id* )**

Deregistration of an interrupt source.

Parameters

in	<i>mpic_intr_id</i>	- Interrupt ID as defined by os_mpic_intr_id.
----	---------------------	---

Returns

OS\_SUCCESS on success; Error code otherwise.

#### 2.14.3.5.11 **os\_status osMpicFindMsilntr ( uint32\_t \* *mpic\_intr\_id* )**

Returns the interrupt id of an unused MSI interrupt.

## MPIC Module API

### Parameters

in	<i>mpic_intr_id</i>	- Pointer to hold the free interrupt ID as defined by os_mpic_intr_id.
----	---------------------	--

### Returns

OS\_SUCCESS on success; Error code otherwise.

### Warning

This function is not multi-core safe!



## Chapter 3 Drivers

### 3.1 Overview

#### Modules

- CPRI Module API
- sRIO Module API
- I2C Module API
- MAPLE-B3 Module API
- OCeAN DMA Module API
- DPAA Module API

### 3.2 CPRI Module API

#### 3.2.1 Overview

CPRI runtime API

CPRI initialize.

CPRI block API

#### Modules

- CPRI initialization
- CPRI runtime
- CPRI B4860 architecture-specific definitions

#### 3.2.2 CPRI initialization

##### 3.2.2.1 Overview

CPRI initialization API.

#### Data Structures

- struct `cpri_multicast_params_t`
- struct `mapping_table_entry_t`
- struct `mapping_params_t`
- struct `cpri_iq_init_params_t`
- struct `cpri_iq_additional_params_t`

## CPRI Module API

- struct `cpri_vss_init_params_t`
- struct `cpri_ethernet_init_params_t`
- struct `cpri_hdlc_init_params_t`
- struct `cpri_init_params_t`
- struct `cpri_auxiliary_params_t`

## Macros

- #define `CPRI_IQ_DEV_NAME0` "c\_i0"
- #define `CPRI_IQ_DEV_NAME1` "c\_i1"
- #define `CPRI_IQ_DEV_NAME2` "c\_i2"
- #define `CPRI_IQ_DEV_NAME3` "c\_i3"
- #define `CPRI_IQ_DEV_NAME4` "c\_i4"
- #define `CPRI_IQ_DEV_NAME5` "c\_i5"
- #define `CPRI_VSS_DEV_NAME0` "c\_v0"
- #define `CPRI_VSS_DEV_NAME1` "c\_v1"
- #define `CPRI_VSS_DEV_NAME2` "c\_v2"
- #define `CPRI_VSS_DEV_NAME3` "c\_v3"
- #define `CPRI_VSS_DEV_NAME4` "c\_v4"
- #define `CPRI_VSS_DEV_NAME5` "c\_v5"
- #define `CPRI_ETHERNET_DEV_NAME0` "c\_e0"
- #define `CPRI_ETHERNET_DEV_NAME1` "c\_e1"
- #define `CPRI_ETHERNET_DEV_NAME2` "c\_e2"
- #define `CPRI_ETHERNET_DEV_NAME3` "c\_e3"
- #define `CPRI_ETHERNET_DEV_NAME4` "c\_e4"
- #define `CPRI_ETHERNET_DEV_NAME5` "c\_e5"
- #define `CPRI_HDLC_DEV_NAME0` "c\_h0"
- #define `CPRI_HDLC_DEV_NAME1` "c\_h1"
- #define `CPRI_HDLC_DEV_NAME2` "c\_h2"
- #define `CPRI_HDLC_DEV_NAME3` "c\_h3"
- #define `CPRI_HDLC_DEV_NAME4` "c\_h4"
- #define `CPRI_HDLC_DEV_NAME5` "c\_h5"
- #define `CPRI_IQ_ENABLED` &cpriIqInitialize
- #define `CPRI_VSS_ENABLED` &cpriVssInitialize
- #define `CPRI_ETHERNET_ENABLED` &cpriEthernetInitialize
- #define `CPRI_HDLC_ENABLED` &cpriHdciInitialize
- #define `CPRI_IQ_DISABLED` NULL
- #define `CPRI_VSS_DISABLED` NULL
- #define `CPRI_ETHERNET_DISABLED` NULL
- #define `CPRI_HDLC_DISABLED` NULL
- #define `CPRI_NOT_ACTIVE` 0
- #define `CPRI_ACTIVE` 1
- #define `CPRI_NOT_SYNCHONIZED` 0
- #define `CPRI_SYNCHONIZED` 1
- #define `MAXIMUM_NUMBER_OF_AXCS` 24
- #define `CPRI_ALL_ERRORS`

## Enumerations

- enum `cpri_loop_mode_t`
- enum `cpri_sync_mode_t`
- enum `ext_sync_act_t`
- enum `shared_sync_mode_source_t`
- enum `reset_ack_assert_length_t`

- enum `reset_detection_length_t`
- enum `cpri_protocol_t`
- enum `cpri_multicast_mode_t`
- enum `mapping_mode_t`
- enum `sampling_width_select_t`
- enum `iq_bus_transaction_size_t`
- enum `vss_bus_transaction_size_t`
- enum `oversampling_ratio_t`
- enum `cpri_interrupt_type_t`

## Functions

- os\_status `cpriInitialize` (`cpri_global_init_params_t` \*`global_parms`, `cpri_init_params_t` (\*`init_params`)[])
- os\_status `cpriIqInitialize` (`cpri_num_t` `cpri_num`, `cpri_iq_init_params_t` \*`init_params`, `cpri_iq_additional_params_t` \*`additional_init_params`)
- os\_status `cpriVssInitialize` (`cpri_num_t` `cpri_num`, `cpri_vss_init_params_t` \*`init_params`, void \*\*`vss_handle`)
- os\_status `cpriEthernetInitialize` (`cpri_num_t` `cpri_num`, `cpri_ethernet_init_params_t` \*`init_params`, void \*\*`ethernet_handle`)
- os\_status `cpriHdLCInitialize` (`cpri_num_t` `cpri_num`, `cpri_hdlc_init_params_t` \*`init_params`, void \*\*`hdlc_handle`)

## CPRI active flags for RCR and TCR registers.

- #define `CPRI_IQ_ACTIVE` 0x00000001
- #define `CPRI_ETHERNET_ACTIVE` 0x00000002
- #define `CPRI_HDLC_ACTIVE` 0x00000004
- #define `CPRI_VSS_ACTIVE` 0x00000008
- #define `CPRI_ALL_DATA_TYPES_ACTIVE` (`CPRI_IQ_ACTIVE` | `CPRI_ETHERNET_ACTIVE` | `CPRI_HDLC_ACTIVE` | `CPRI_VSS_ACTIVE`)

## Defines of the cpri device control commands

- #define `CPRI_DEVICE_DELAYS_CALCULATE` 0x00010000
- #define `CPRI_DEVICE_STATISTICS_SET` 0x00020000
- #define `CPRI_DEVICE_TX_CONTROL_TABLE_WRITE` 0x00040000
- #define `CPRI_DEVICE_TX_CONTROL_TABLE_READ` 0x00080000
- #define `CPRI_DEVICE_RX_CONTROL_TABLE_READ` 0x00100000
- #define `CPRI_DEVICE_RX_BFN_COUNTER_READ` 0x00200000
- #define `CPRI_DEVICE_RX_HFN_COUNTER_READ` 0x00400000
- #define `CPRI_DEVICE_TX_BFN_COUNTER_READ` 0x00800000
- #define `CPRI_DEVICE_TX_HFN_COUNTER_READ` 0x01000000
- #define `CPRI_DEVICE_RESET_REQUEST` 0x02000000
- #define `CPRI_DEVICE_RESET_REQUEST_DISABLE` 0x04000000
- #define `CPRI_DEVICE_RESET_ENABLE` 0x08000000
- #define `CPRI_DEVICE_RESET_DISABLE` 0x10000000
- #define `CPRI_DEVICE_CHECK_RESET_DETECTED` 0x20000000
- #define `CPRI_DEVICE_TX_BFN_RESET` 0x40000000
- #define `CPRI_DEVICE_DMA_RESTART` 0x80000000
- #define `CPRI_DEVICE_RECONFIGURATION_LEVEL0` 0x80010000

## CPRI Module API

- #define CPRI\_DEVICE\_RECONFIGURATION\_LEVEL1 0x80020000
- #define CPRI\_DEVICE\_RECONFIGURATION\_LEVEL2 0x80040000
- #define CPRI\_STATUS\_QUERY 0x80080000

### defines of CPRI AXC (channels) activation

- #define CPRI\_AXC\_0\_ACTIVE 0x00000001
- #define CPRI\_AXC\_1\_ACTIVE 0x00000002
- #define CPRI\_AXC\_2\_ACTIVE 0x00000004
- #define CPRI\_AXC\_3\_ACTIVE 0x00000008
- #define CPRI\_AXC\_4\_ACTIVE 0x00000010
- #define CPRI\_AXC\_5\_ACTIVE 0x00000020
- #define CPRI\_AXC\_6\_ACTIVE 0x00000040
- #define CPRI\_AXC\_7\_ACTIVE 0x00000080
- #define CPRI\_AXC\_8\_ACTIVE 0x00000100
- #define CPRI\_AXC\_9\_ACTIVE 0x00000200
- #define CPRI\_AXC\_10\_ACTIVE 0x00000400
- #define CPRI\_AXC\_11\_ACTIVE 0x00000800
- #define CPRI\_AXC\_12\_ACTIVE 0x00001000
- #define CPRI\_AXC\_13\_ACTIVE 0x00002000
- #define CPRI\_AXC\_14\_ACTIVE 0x00004000
- #define CPRI\_AXC\_15\_ACTIVE 0x00008000
- #define CPRI\_AXC\_16\_ACTIVE 0x00010000
- #define CPRI\_AXC\_17\_ACTIVE 0x00020000
- #define CPRI\_AXC\_18\_ACTIVE 0x00040000
- #define CPRI\_AXC\_19\_ACTIVE 0x00080000
- #define CPRI\_AXC\_20\_ACTIVE 0x00100000
- #define CPRI\_AXC\_21\_ACTIVE 0x00200000
- #define CPRI\_AXC\_22\_ACTIVE 0x00400000
- #define CPRI\_AXC\_23\_ACTIVE 0x00800000

### cpri interrupts events - values according to ICR and RER/TER registers

CPRI interrupt definition data structures.

This structure should be used to define the interrupts used for CPRI and the events represented by each interrupt .

- #define CPRI\_IQ\_THRESHOLD\_EVENT 0x00000001
- #define CPRI\_IQ\_FIRST\_THRESHOLD\_EVENT 0x00000002
- #define CPRI\_IQ\_SECOND\_THRESHOLD\_EVENT 0x00000004
- #define CPRI\_VSS\_EVENT 0x00000008
- #define CPRI\_HDLC\_EVENT 0x00000010
- #define CPRI\_ETHERNET\_EVENT 0x00000020
- #define CPRI\_HFN\_TIMING\_EVENT 0x00000040
- #define CPRI\_BFN\_TIMING\_EVENT 0x00000080
- #define CPRI\_MULTICAST\_RX\_IQ\_THRESHOLD\_EVENT 0x00000100
- #define CPRI\_IQ\_TX\_BEGIN\_EVENT 0x00000100
- #define CPRI\_ALL\_TER\_RER\_EVENTS

## cpri error events

- #define CPRI\_RECEIVE\_IQ\_OVERRUN\_ERROR 0x00000001
- #define CPRI\_TRANSMIT\_IQ\_UNDERRUN\_ERROR 0x00000002
- #define CPRI\_RECEIVE\_ETH\_MEMORY\_OVERRUN\_ERROR 0x00000004
- #define CPRI\_TRANSMIT\_ETH\_UNDERRUN\_ERROR 0x00000008
- #define CPRI\_RECEIVE\_ETH\_BUFFER\_DESCRIPTOR\_UNDERRUN\_ERROR 0x00000010
- #define CPRI\_RECEIVE\_HDLC\_OVERRUN\_ERROR 0x00000020
- #define CPRI\_TRANSMIT\_HDLC\_UNDERRUN\_ERROR 0x00000040
- #define CPRI\_RECEIVE\_HDLC\_BUFFER\_DESCRIPTOR\_UNDERRUN\_ERROR 0x00000080
- #define CPRI\_RECEIVE\_VSS\_OVERRUN\_ERROR 0x00000100
- #define CPRI\_TRANSMIT\_VSS\_UNDERRUN\_ERROR 0x00000200
- #define CPRI\_EXTERNAL\_SYNC\_SYNCHRONIZATION\_LOST\_ERROR 0x00008000
- #define CPRI\_REMOTE\_LOS\_ERROR 0x00010000
- #define CPRI\_REMOTE\_LOF\_ERROR 0x00020000
- #define CPRI\_REMOTE\_RAI\_ERROR 0x00040000
- #define CPRI\_REMOTE\_SDH\_ERROR 0x00080000
- #define CPRI\_LOCAL\_LOS\_ERROR 0x00100000
- #define CPRI\_LOCAL\_LOST\_OF\_FRAME\_ERROR 0x00200000
- #define CPRI\_FREQUENCY\_ALARM\_ERROR 0x00800000
- #define CPRI\_REMOTE\_RESET\_ERROR 0x00400000
- #define CPRI\_ECC\_CONFIGURATION\_MEMORY\_ERROR 0x00000400
- #define CPRI\_ECC\_DATA\_MEMORY\_ERROR 0x00000800
- #define CPRI\_REMOTE\_RESET\_ACKNOWLEDGE 0x01000000

## CPRI ECC multibit errors

- #define CPRI\_ERROR\_MULTIBIT\_ECC\_SECOND\_DESTINATION\_DMA\_MEMORY 0←  
X00000001
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_COMBINER\_MEMORY 0X00000002
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAME\_ELASTIC\_BUFFER\_MEMORY 0X00000004
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_AUX\_MEMORY 0X00000008
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_TRANSMIT\_HDLC\_MEMORY 0←  
X00000010
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_RECEIVE\_HDLC\_MEMORY 0X00000020
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_TRANSMIT\_ETH\_MEMORY 0X00000040
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_RECEIVE\_ETH\_MEMORY 0X00000080
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_TRANSMIT\_CONTROL\_WORD\_TABLE\_MEMO←  
RY 0X00000100
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_RECEIVE\_CONTROL\_WORD\_TABLE\_MEMO←  
RY 0X00000200
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_RECEIVE\_DMA\_MEMORY 0X00000800
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_TRANSMIT\_IQ\_MEMORY 0X00001000
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_RECEIVE\_IQ\_MEMORY 0X00002000
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_TRANSMIT\_CONFIGURATION\_MEMORY 0←  
X00004000
- #define CPRI\_ERROR\_MULTIBIT\_ECC\_RECEIVE\_CONFIGURATION\_MEMORY 0←  
X00008000

## CPRI Module API

### 3.2.2.2 Data Structure Documentation

#### 3.2.2.2.1 struct cpri\_multicast\_params\_t

CPRI multicast mode parameters.

This structure should be used as the CPRI LLD parameters for using multicast modes with CPRI .

#### Data Fields

- `cpri_multicast_mode_t` `multicast_mode`
- `iq_bus_transaction_size_t` `unicast_receive_transaction_size`
- `uint32_t` `rx_buffer_size`
- `uint32_t` `threshold`

#### 3.2.2.2.1.1 Field Documentation

##### 3.2.2.2.1.1.1 `cpri_multicast_mode_t` `cpri_multicast_params_t::multicast_mode`

multicast mode

##### 3.2.2.2.1.1.2 `iq_bus_transaction_size_t` `cpri_multicast_params_t::unicast_receive_transaction_size`

only for uni multicast - uni\_multicast mode transaction size

##### 3.2.2.2.1.1.3 `uint32_t` `cpri_multicast_params_t::rx_buffer_size`

only for multicast - size of rx buffer for second destination

##### 3.2.2.2.1.1.4 `uint32_t` `cpri_multicast_params_t::threshold`

the amount of received bytes for a IQ tx event

### 3.2.2.2 struct mapping\_table\_entry\_t

CPRI advanced mapping mode parameters.

This structure should be used as the CPRI LLD parameters for using advanced mapping modes with CPRI

#### Data Fields

- `uint32_t` `width0:5`
- `uint32_t` `position0:5`
- `uint32_t` `axc0:5`
- `uint32_t` `enable0:1`
- `uint32_t` `width1:5`
- `uint32_t` `position1:5`

- `uint32_t axc1:5`
- `uint32_t enable1:1`

### 3.2.2.2.2.1 Field Documentation

#### 3.2.2.2.2.1.1 `uint32_t mapping_table_entry_t::width0`

30 or 32 bit sample.

#### 3.2.2.2.2.1.2 `uint32_t mapping_table_entry_t::position0`

I/Q Sample Start Bit Position.

#### 3.2.2.2.2.1.3 `uint32_t mapping_table_entry_t::axc0`

AxC Number.

#### 3.2.2.2.2.1.4 `uint32_t mapping_table_entry_t::enable0`

Mapping of I/Q Sample Into Timeslot Enable.

#### 3.2.2.2.2.1.5 `uint32_t mapping_table_entry_t::width1`

30 or 32 bit sample.

#### 3.2.2.2.2.1.6 `uint32_t mapping_table_entry_t::position1`

I/Q Sample Start Bit Position.

#### 3.2.2.2.2.1.7 `uint32_t mapping_table_entry_t::axc1`

AxC Number.

#### 3.2.2.2.2.1.8 `uint32_t mapping_table_entry_t::enable1`

Mapping of I/Q Sample Into Timeslot Enable.

### 3.2.2.2.3 `struct mapping_params_t`

CPRI advanced mapping mode parameters.

This structure should be used as a mapping entry to the CPRI LLD parameters for using advanced mapping modes with CPRI .

### Data Fields

- `mapping_mode_t mapping_mode`
- `oversampling_ratio_t axc_oversampling_factor`
- `uint32_t mapping_table_configuration:7`
- `mapping_table_entry_t * rx_mapping_table`

## CPRI Module API

- `mapping_table_entry_t * tx_mapping_table`
- `uint32_t tx_table_size`
- `uint32_t rx_table_size`

### 3.2.2.2.3.1 Field Documentation

#### 3.2.2.2.3.1.1 `mapping_mode_t mapping_params_t::mapping_mode`

Mapping mode used on the link.

#### 3.2.2.2.3.1.2 `oversampling_ratio_t mapping_params_t::axc_oversampling_factor`

Only for basic mapping - oversampling factor for AxC's on the link.

#### 3.2.2.2.3.1.3 `uint32_t mapping_params_t::mapping_table_configuration`

Only for advanced mapping - Number of Basic Frames in AxC Container Block.

#### 3.2.2.2.3.1.4 `mapping_table_entry_t* mapping_params_t::rx_mapping_table`

Only for advanced mapping - pointer to beginning of the rx mapping table array - length up to 1920.

#### 3.2.2.2.3.1.5 `mapping_table_entry_t* mapping_params_t::tx_mapping_table`

Only for advanced mapping - pointer to beginning of the tx mapping table array - length up to 1920.

#### 3.2.2.2.3.1.6 `uint32_t mapping_params_t::tx_table_size`

Only for advanced mapping - length of tx table up to 960.

#### 3.2.2.2.3.1.7 `uint32_t mapping_params_t::rx_table_size`

Only for advanced mapping - length of rx table up to 960.

### 3.2.2.2.4 `struct cpri_iq_init_params_t`

Initialization structure of CPRI IQ data.

This structure can be used for 2 purposes: 1 - Given as CPRI IQ initialization parameters in `cpri_init_params_t`. 2 - Parameters for calling CPRI level2 and level3 reconfiguration. The following parameters must not be changed compared to existing configuration: a. Cores configuration (`participating_cores` and `initializing_core`) b. Sync (`transmit_iq_sync` and `receive_iq_sync`) 3 - Parameters for calling CPRI level0 reconfiguration. In that case only cores configuration must equal to existing configuration.

NOTE: for reconfiguration usage, `participating_cores` mask must contain only a single core.

### Data Fields

- `uint8_t tx_axc_number`
- `uint8_t rx_axc_number`

- `uint8_t participating_cores`
- `cpri_cores_t initializing_core`
- `uint32_t axc_tx_active`
- `uint32_t axc_rx_active`
- `uint32_t axc_tx_summing_active`
- `uint32_t axc_rx_forwarding_active`
- `uint32_t axc_tx_active_dma`
- `uint32_t axc_rx_active_dma`
- `uint32_t auxiliary_mode:1`
- `uint32_t transmit_sync_active:1`
- `uint32_t transmit_iq_sync:1`
- `uint32_t receive_iq_sync:1`
- `uint32_t map_tx_hf_resync:1`
- `uint32_t map_rx_hf_resync:1`
- `uint32_t start_tx_hf_resync:1`
- `uint32_t tx_shared_mode:1`
- `uint32_t dual_bandwidth_mode:1`
- `mapping_params_t * mapping_params`
- `cpri_multicast_params_t * multicast_params`
- `sampling_width_select_t sample_width`
- `iq_bus_transaction_size_t tx_transaction_size`
- `iq_bus_transaction_size_t rx_transaction_size`
- `uint32_t rx_buffer_size`
- `uint32_t tx_buffer_size`
- `uint32_t tx_first_threshold`
- `uint32_t tx_second_threshold`
- `uint32_t rx_first_threshold`
- `uint32_t rx_second_threshold`
- `uint32_t tx_threshold`
- `uint32_t rx_threshold`
- `uint8_t map_tx_offset_z`
- `uint8_t map_tx_offset_x`
- `uint8_t map_rx_offset_z`
- `uint8_t map_rx_offset_x`
- `uint8_t start_tx_offset_z`
- `uint8_t start_tx_offset_x`
- `uint32_t * auxiliary_mask`
- `uint32_t auxiliary_mask_size`
- `uint32_t rx_symbol_awareness_int:1`
- `uint32_t rx_2nd_dest_symbol_awareness_int:1`
- `uint32_t tx_symbol_awareness_int:1`
- `uint32_t warm_reset_enable`
- `uint32_t transmit_iq_sample_count:22`

### 3.2.2.2.4.1 Field Documentation

#### 3.2.2.2.4.1.1 `uint8_t cpri_iq_init_params_t::tx_axc_number`

number of tx AxC's passing on the link - 1 to 24

#### 3.2.2.2.4.1.2 `uint8_t cpri_iq_init_params_t::rx_axc_number`

number of rx AxC's passing on the link - 1 to 24

## CPRI Module API

### **3.2.2.2.4.1.3 uint8\_t cpri\_iq\_init\_params\_t::participating\_cores**

cores that will use IQ data type

### **3.2.2.2.4.1.4 cpri\_cores\_t cpri\_iq\_init\_params\_t::initializing\_core**

core that will initialize the CPRI block

### **3.2.2.2.4.1.5 uint32\_t cpri\_iq\_init\_params\_t::axc\_tx\_active**

active tx AxC channels

### **3.2.2.2.4.1.6 uint32\_t cpri\_iq\_init\_params\_t::axc\_rx\_active**

active rx AxC channels

### **3.2.2.2.4.1.7 uint32\_t cpri\_iq\_init\_params\_t::axc\_tx\_summing\_active**

AxC channels for summing.

### **3.2.2.2.4.1.8 uint32\_t cpri\_iq\_init\_params\_t::axc\_rx\_forwarding\_active**

Forwarded AxC channels.

### **3.2.2.2.4.1.9 uint32\_t cpri\_iq\_init\_params\_t::axc\_tx\_active\_dma**

Only if dual bandwidth mode is active - active tx AxC channels of the DMA, must be a subset of [axc\\_tx\\_active](#).

### **3.2.2.2.4.1.10 uint32\_t cpri\_iq\_init\_params\_t::axc\_rx\_active\_dma**

Only if dual bandwidth mode is active - active rx AxC channels of the DMA, must be a subset of [axc\\_rx\\_active](#).

### **3.2.2.2.4.1.11 uint32\_t cpri\_iq\_init\_params\_t::auxiliary\_mode**

auxiliary mode active

### **3.2.2.2.4.1.12 uint32\_t cpri\_iq\_init\_params\_t::transmit\_sync\_active**

determines if synchronization is required (to the 10ms frame)

### **3.2.2.2.4.1.13 uint32\_t cpri\_iq\_init\_params\_t::transmit\_iq\_sync**

determines if the transfer of transmit IQ data should be synchronized to other CPRI modules in the group.

### **3.2.2.2.4.1.14 uint32\_t cpri\_iq\_init\_params\_t::receive\_iq\_sync**

determines if the received IQ data should be synchronized to the other CPRIIs in the group.

**3.2.2.2.4.1.15 uint32\_t cpri\_iq\_init\_params\_t::map\_tx\_hf\_resync**

TX Resynchronization Every Hyper Frame Enable.

**3.2.2.2.4.1.16 uint32\_t cpri\_iq\_init\_params\_t::map\_rx\_hf\_resync**

RX Resynchronization Every Hyper Frame Enable.

**3.2.2.2.4.1.17 uint32\_t cpri\_iq\_init\_params\_t::start\_tx\_hf\_resync**

enables synchronization every Hyper Frame instead of every Radio Frame

**3.2.2.2.4.1.18 uint32\_t cpri\_iq\_init\_params\_t::tx\_shared\_mode**

Selects if the CPRI pair operates in tx shared mode.

**3.2.2.2.4.1.19 uint32\_t cpri\_iq\_init\_params\_t::dual\_bandwidth\_mode**

Double Bandwidth Mode active.

**3.2.2.2.4.1.20 mapping\_params\_t\* cpri\_iq\_init\_params\_t::mapping\_params**

parameters for the mapping used by cpri

**3.2.2.2.4.1.21 cpri\_multicast\_params\_t\* cpri\_iq\_init\_params\_t::multicast\_params**

parameters multicast modes cpri

**3.2.2.2.4.1.22 sampling\_width\_select\_t cpri\_iq\_init\_params\_t::sample\_width**

15, 16 or 8 bits of i/q sample width

**3.2.2.2.4.1.23 iq\_bus\_transaction\_size\_t cpri\_iq\_init\_params\_t::tx\_transaction\_size**

size of iq bus tx transaction

**3.2.2.2.4.1.24 iq\_bus\_transaction\_size\_t cpri\_iq\_init\_params\_t::rx\_transaction\_size**

size of iq bus rx transaction

**3.2.2.2.4.1.25 uint32\_t cpri\_iq\_init\_params\_t::rx\_buffer\_size**

size of rx buffer

**3.2.2.2.4.1.26 uint32\_t cpri\_iq\_init\_params\_t::tx\_buffer\_size**

size of tx buffer

**3.2.2.2.4.1.27 uint32\_t cpri\_iq\_init\_params\_t::tx\_first\_threshold**

the location of the first threshold in the AxC tx data buffers

## CPRI Module API

### **3.2.2.4.1.28 uint32\_t cpri\_iq\_init\_params\_t::tx\_second\_threshold**

the location of the second threshold in the AxC tx data buffers

### **3.2.2.4.1.29 uint32\_t cpri\_iq\_init\_params\_t::rx\_first\_threshold**

the location of the first threshold in the AxC rx data buffers

### **3.2.2.4.1.30 uint32\_t cpri\_iq\_init\_params\_t::rx\_second\_threshold**

the location of the second threshold in the AxC rx data buffers

### **3.2.2.4.1.31 uint32\_t cpri\_iq\_init\_params\_t::tx\_threshold**

the amount of transmitted bytes for a IQ tx event

### **3.2.2.4.1.32 uint32\_t cpri\_iq\_init\_params\_t::rx\_threshold**

the amount of received bytes for a IQ tx event

### **3.2.2.4.1.33 uint8\_t cpri\_iq\_init\_params\_t::map\_tx\_offset\_z**

hyper frame number for the start of TX side AxC Container Block

### **3.2.2.4.1.34 uint8\_t cpri\_iq\_init\_params\_t::map\_tx\_offset\_x**

basic frame number for the start of TX side AxC Container Block

### **3.2.2.4.1.35 uint8\_t cpri\_iq\_init\_params\_t::map\_rx\_offset\_z**

hyper frame number for the start of RX side AxC Container Block

### **3.2.2.4.1.36 uint8\_t cpri\_iq\_init\_params\_t::map\_rx\_offset\_x**

basic frame number for the start of RX side AxC Container Block

### **3.2.2.4.1.37 uint8\_t cpri\_iq\_init\_params\_t::start\_tx\_offset\_z**

Stores the hyper frame number for start of CPRI\_TX\_START synchronization output.

### **3.2.2.4.1.38 uint8\_t cpri\_iq\_init\_params\_t::start\_tx\_offset\_x**

Stores the basic frame number for start of CPRI\_TX\_START synchronization output.

### **3.2.2.4.1.39 uint32\_t\* cpri\_iq\_init\_params\_t::auxiliary\_mask**

only if auxiliary\_mode is active - pointer to the beginning of the mask registers array

### **3.2.2.4.1.40 uint32\_t cpri\_iq\_init\_params\_t::auxiliary\_mask\_size**

only if auxiliary\_mode is active - mask registers array size

### 3.2.2.4.1.41 `uint32_t cpri_iq_init_params_t::rx_symbol_awareness_int`

Generate Receive Symbol Awareness interrupt (expected usage: toward DSP timer)

### 3.2.2.4.1.42 `uint32_t cpri_iq_init_params_t::rx_2nd_dest_symbol_awareness_int`

Generate 2nd destination receive Symbol Awareness interrupt (expected usage: toward DSP timer)

### 3.2.2.4.1.43 `uint32_t cpri_iq_init_params_t::tx_symbol_awareness_int`

Generate transmit Symbol Awareness interrupt (expected usage: toward DSP timer)

### 3.2.2.4.1.44 `uint32_t cpri_iq_init_params_t::warm_reset_enable`

is warm reset active - must be active if L1 defense mode 1/2 is enabled

### 3.2.2.4.1.45 `uint32_t cpri_iq_init_params_t::transmit_iq_sample_count`

Transmit IQ Sample Count - to be configured in TIQSC register for L1 defense stop-restart usage this value is relevant only warm\_reset\_enable == CPRI\_ACTIVE.

## 3.2.2.5 `struct cpri_iq_additional_params_t`

Additional parameters passed to IQ initialization function.

### Data Fields

- `uint32_t rx_transparent_mode:1`
- `uint32_t tx_transparent_mode:1`

### 3.2.2.5.1 Field Documentation

#### 3.2.2.5.1.1 `uint32_t cpri_iq_additional_params_t::rx_transparent_mode`

rx transparent mode active

#### 3.2.2.5.1.2 `uint32_t cpri_iq_additional_params_t::tx_transparent_mode`

tx transparent mode active

## 3.2.2.6 `struct cpri_vss_init_params_t`

Initialization structure of CPRI VSS data.

### Data Fields

- `cpri_cores_t initializing_core`

## CPRI Module API

- `vss_bus_transaction_size_t tx_transaction_size`
- `vss_bus_transaction_size_t rx_transaction_size`
- `uint32_t tx_buffer_size`
- `uint32_t rx_buffer_size`
- `uint32_t tx_threshold`
- `uint32_t rx_threshold`

### 3.2.2.2.6.1 Field Documentation

#### 3.2.2.2.6.1.1 `cpri_cores_t cpri_vss_init_params_t::initializing_core`

core that will initialize and use the CPRI block (one only)

#### 3.2.2.2.6.1.2 `vss_bus_transaction_size_t cpri_vss_init_params_t::tx_transaction_size`

size of vss bus tx transaction

#### 3.2.2.2.6.1.3 `vss_bus_transaction_size_t cpri_vss_init_params_t::rx_transaction_size`

size of vss bus rx transaction

#### 3.2.2.2.6.1.4 `uint32_t cpri_vss_init_params_t::tx_buffer_size`

size of tx buffer

#### 3.2.2.2.6.1.5 `uint32_t cpri_vss_init_params_t::rx_buffer_size`

size of rx buffer

#### 3.2.2.2.6.1.6 `uint32_t cpri_vss_init_params_t::tx_threshold`

the amount of transmitted bytes for a VSS tx event

#### 3.2.2.2.6.1.7 `uint32_t cpri_vss_init_params_t::rx_threshold`

the amount of received bytes for a VSS rx event

### 3.2.2.2.7 `struct cpri_ethernet_init_params_t`

Initialization structure of CPRI Ethernet data.

This structure can be used for 2 purposes: 1 - Given as Ethernet initialization parameters in `cpri_init_params_t`. 2 - Parameters for calling CPRI level0 reconfiguration. The following parameters must not be changed compared to existing configuration: a. Initializing core b. `tx_bd_ring_size` and `rx_bd_ring_size`

### Data Fields

- `cpri_cores_t initializing_core`
- `uint32_t tx_crc_enable:1`
- `uint32_t rx_crc_enable:1`

- `uint32_t rx_long_ethernet_frame_ena:1`
- `uint32_t rx_illegal_preamble_dis_ena:1`
- `uint32_t rx_broadcast_enable:1`
- `uint32_t rx_multicast_enable:1`
- `uint32_t rx_mac_address_check:1`
- `uint32_t tx_store_and_forward_enable:1`
- `uint32_t rx_packet_length_chk_enable:1`
- `uint32_t little_endian_selection:1`
- `uint32_t tx_interrupt_en:1`
- `uint32_t tx_coherency_en:1`
- `uint32_t rx_interrupt_en:1`
- `uint32_t mac_address_lsb`
- `uint16_t mac_address_msb`
- `uint32_t rx_buffer_size`
- `uint32_t hash_filter`
- `uint8_t tx_bd_ring_size`
- `uint8_t rx_bd_ring_size`
- `uint8_t tx_coalescing_threshold`
- `uint8_t rx_coalescing_threshold`
- `os_mem_type tx_heap`
- `os_mem_type rx_heap`

### 3.2.2.2.7.1 Field Documentation

#### 3.2.2.2.7.1.1 `cpri_cores_t cpri_ethernet_init_params_t::initializing_core`

core that will initialize and use the CPRI block (one only)

#### 3.2.2.2.7.1.2 `uint32_t cpri_ethernet_init_params_t::tx_crc_enable`

Enable insertion of the Ethernet FCS at the end of the frame.

#### 3.2.2.2.7.1.3 `uint32_t cpri_ethernet_init_params_t::rx_crc_enable`

Enable checking of received frames CRC.

#### 3.2.2.2.7.1.4 `uint32_t cpri_ethernet_init_params_t::rx_long_ethernet_frame_ena`

Enables receipt of RX frames >1536 bytes.

#### 3.2.2.2.7.1.5 `uint32_t cpri_ethernet_init_params_t::rx_illegal_preamble_dis_ena`

Enables discard of RX frames with illegal preamble nibble before receipt of SFD.

#### 3.2.2.2.7.1.6 `uint32_t cpri_ethernet_init_params_t::rx_broadcast_enable`

Enables RX of broadcast packets.

#### 3.2.2.2.7.1.7 `uint32_t cpri_ethernet_init_params_t::rx_multicast_enable`

Enables RX of the subset of multicast Ethernet packets enabled by the hash function.

## CPRI Module API

### **3.2.2.2.7.1.8 uint32\_t cpri\_ethernet\_init\_params\_t::rx\_mac\_address\_check**

Enables RX MAC address checking.

### **3.2.2.2.7.1.9 uint32\_t cpri\_ethernet\_init\_params\_t::tx\_store\_and\_forward\_enable**

Used to select TX store and forward mode - frame length should be less than 512bytes in store and forward mode.

### **3.2.2.2.7.1.10 uint32\_t cpri\_ethernet\_init\_params\_t::rx\_packet\_length\_chk\_enable**

Enables RX packet length checking.

### **3.2.2.2.7.1.11 uint32\_t cpri\_ethernet\_init\_params\_t::little\_endian\_selection**

Select the endian mode to use for Ethernet RX and TX data (0 - big, 1- little)

### **3.2.2.2.7.1.12 uint32\_t cpri\_ethernet\_init\_params\_t::tx\_interrupt\_en**

If TRUE, enable transmitted frames interrupt for Tx confirmation for this channel.

### **3.2.2.2.7.1.13 uint32\_t cpri\_ethernet\_init\_params\_t::tx\_coherency\_en**

If TRUE, flushes frame from cache before transmit (buffers must be in system area only)

### **3.2.2.2.7.1.14 uint32\_t cpri\_ethernet\_init\_params\_t::rx\_interrupt\_en**

If TRUE, enable transmitted frames interrupt for Rx confirmation for this channel.

### **3.2.2.2.7.1.15 uint32\_t cpri\_ethernet\_init\_params\_t::mac\_address\_lsb**

only if rx\_mac\_address\_check enabled - Ethernet address least significant bits

### **3.2.2.2.7.1.16 uint16\_t cpri\_ethernet\_init\_params\_t::mac\_address\_msb**

only if rx\_mac\_address\_check enabled - Ethernet address most significant bits

### **3.2.2.2.7.1.17 uint32\_t cpri\_ethernet\_init\_params\_t::rx\_buffer\_size**

size of rx buffer

### **3.2.2.2.7.1.18 uint32\_t cpri\_ethernet\_init\_params\_t::hash\_filter**

relevant only for multicast - hash table to filter multicast traffic

### **3.2.2.2.7.1.19 uint8\_t cpri\_ethernet\_init\_params\_t::tx\_bd\_ring\_size**

receive ethernet buffer descriptor ring size

### 3.2.2.2.7.1.20 `uint8_t cpri_ethernet_init_params_t::rx_bd_ring_size`

Transmit ethernet buffer descriptor ring size.

### 3.2.2.2.7.1.21 `uint8_t cpri_ethernet_init_params_t::tx_coalescing_threshold`

tx coalescing - the number of transmitted packets for a ethernet tx event - 1

### 3.2.2.2.7.1.22 `uint8_t cpri_ethernet_init_params_t::rx_coalescing_threshold`

rx coalescing - the number of received packets for a ethernet tx event -1

### 3.2.2.2.7.1.23 `os_mem_type cpri_ethernet_init_params_t::tx_heap`

Heap to use for a channel's BD ring - NOTE: local heap should be used (cpri ethernet can be used by a single core only).

### 3.2.2.2.7.1.24 `os_mem_type cpri_ethernet_init_params_t::rx_heap`

Heap to use for a channel's BD ring - NOTE: local heap should be used (cpri ethernet can be used by a single core only).

## 3.2.2.8 `struct cpri_hdlc_init_params_t`

Initialization structure of CPRI HDLC data.

This structure can be used for 2 purposes: 1 - Given as HDLC initialization parameters in [cpri\\_init\\_params\\_t](#). 2 - Parameters for calling CPRI level0 reconfiguration. The following parameters must not be changed compared to existing configuration: a. Initializing core b. `tx_bd_ring_size` and `rx_bd_ring_size`

### Data Fields

- `cpri_cores_t initializing_core`
- `uint32_t tx_crc_enable:1`
- `uint32_t rx_crc_enable:1`
- `uint32_t tx_store_and_forward_enable:1`
- `uint32_t rx_packet_length_chk_enable:1`
- `uint32_t little_endian_selection:1`
- `uint32_t tx_interrupt_en:1`
- `uint32_t tx_coherency_en:1`
- `uint32_t rx_interrupt_en:1`
- `uint32_t rx_buffer_size`
- `uint8_t tx_bd_ring_size`
- `uint8_t rx_bd_ring_size`
- `os_mem_type tx_heap`
- `os_mem_type rx_heap`

**3.2.2.2.8.1 Field Documentation****3.2.2.2.8.1.1 `cpri_cores_t cpri_hdlc_init_params_t::initializing_core`**

core that will initialize and use the CPRI block (one only)

**3.2.2.2.8.1.2 `uint32_t cpri_hdlc_init_params_t::tx_crc_enable`**

Enable insertion of the HDLC FCS at the end of the frame.

**3.2.2.2.8.1.3 `uint32_t cpri_hdlc_init_params_t::rx_crc_enable`**

Enable checking of received frames CRC.

**3.2.2.2.8.1.4 `uint32_t cpri_hdlc_init_params_t::tx_store_and_forward_enable`**

Used to select TX store and forward mode.

**3.2.2.2.8.1.5 `uint32_t cpri_hdlc_init_params_t::rx_packet_length_chk_enable`**

Enables RX packet length checking.

**3.2.2.2.8.1.6 `uint32_t cpri_hdlc_init_params_t::little_endian_selection`**

Select the endian mode to use for HDLC RX and TX data (0 - big, 1- little)

**3.2.2.2.8.1.7 `uint32_t cpri_hdlc_init_params_t::tx_interrupt_en`**

If TRUE, enable transmitted frames interrupt for Tx confirmation for this channel.

**3.2.2.2.8.1.8 `uint32_t cpri_hdlc_init_params_t::tx_coherency_en`**

If TRUE, flushes frame from cache before transmit (buffers must be in system area only)

**3.2.2.2.8.1.9 `uint32_t cpri_hdlc_init_params_t::rx_interrupt_en`**

If TRUE, enable transmitted frames interrupt for Rx confirmation for this channel.

**3.2.2.2.8.1.10 `uint32_t cpri_hdlc_init_params_t::rx_buffer_size`**

size of rx buffer

**3.2.2.2.8.1.11 `uint8_t cpri_hdlc_init_params_t::tx_bd_ring_size`**

receive HDLC buffer descriptor ring size

**3.2.2.2.8.1.12 `uint8_t cpri_hdlc_init_params_t::rx_bd_ring_size`**

Transmit HDLC buffer descriptor ring size.

### 3.2.2.8.1.13 os\_mem\_type cpri\_hdlc\_init\_params\_t::tx\_heap

Heap to use for a channel's BD ring - NOTE: local heap should be used (cpri hdlc can be used by a single core only).

### 3.2.2.8.1.14 os\_mem\_type cpri\_hdlc\_init\_params\_t::rx\_heap

Heap to use for a channel's BD ring - NOTE: local heap should be used (cpri hdlc can be used by a single core only).

## 3.2.2.9 struct cpri\_init\_params\_t

Initialization structure of CPRI.

This structure can be used for 2 purposes: 1 - CPRI initialization parameters structure in system bringup phase. 2 - Passed as a parameter for calling CPRI level0 reconfiguration. The following parameters must not be changed compared to existing configuration: a. cpri\_iq\_init, cpri\_vss\_init, cpri\_ethernet\_init and cpri\_hdlc\_init. 3 - Passed as a parameter for calling CPRI level1 reconfiguration. The following parameters must not be changed compared to existing configuration: a. cpri\_iq\_init, cpri\_vss\_init, cpri\_ethernet\_init and cpri\_hdlc\_init. b. loop\_mode. c. interrupts\_table.

### Data Fields

- cpri\_num\_t cpri\_num
- cpri\_loop\_mode\_t loop\_mode
- cpri\_sync\_mode\_t sync\_mode
- ext\_sync\_act\_t external\_sync\_active
- shared\_sync\_mode\_source\_t shared\_sync\_mode\_source
- reset\_ack\_assert\_length\_t reset\_ack\_assert\_length
- reset\_detection\_length\_t reset\_detection\_length
- uint32\_t rx\_transparent\_mode:1
- uint32\_t tx\_transparent\_mode:1
- uint32\_t transmit\_sync\_output:1
- uint32\_t sync\_state\_machine\_ena:1
- uint32\_t shared\_sync\_mode:1
- uint32\_t delay\_direction:1
- uint32\_t sync1588:1
- uint32\_t remote\_reset\_indication:1
- uint32\_t number\_of\_errors:2
- uint32\_t tx\_framer\_buffer\_size:7
- uint32\_t vss\_eth\_portion\_in\_frame:6
- uint32\_t tx\_ex\_delay:6
- uint32\_t scrambling\_seed
- uint32\_t timer\_tolerance\_value
- uint8\_t transmit\_delay
- uint8\_t sync\_delay
- cpri\_interrupt\_t \* interrupts\_table
- arch\_specific extended\_features
- os\_status(\* cpri\_iq\_init )(cpri\_num\_t cpri\_num, cpri\_iq\_init\_params\_t \*init\_params, cpri\_iq\_additional\_params\_t \*additional\_init\_params)

## CPRI Module API

- os\_status(\* [cpri\\_vss\\_init](#) )(cpri\_num\_t cpri\_num, cpri\_vss\_init\_params\_t \*init\_params, void \*\*vss\_handle)
- os\_status(\* [cpri\\_ethernet\\_init](#) )(cpri\_num\_t cpri\_num, cpri\_ethernet\_init\_params\_t \*init\_params, void \*\*ethernet\_handle)
- os\_status(\* [cpri\\_hdlc\\_init](#) )(cpri\_num\_t cpri\_num, cpri\_hdlc\_init\_params\_t \*init\_params, void \*\*hdlc\_handle)
- [cpri\\_iq\\_init\\_params\\_t](#) \* iq\_init\_params
- [cpri\\_vss\\_init\\_params\\_t](#) \* vss\_init\_params
- [cpri\\_ethernet\\_init\\_params\\_t](#) \* ethernet\_init\_params
- [cpri\\_hdlc\\_init\\_params\\_t](#) \* hdlc\_init\_params

### 3.2.2.2.9.1 Field Documentation

#### 3.2.2.2.9.1.1 cpri\_num\_t cpri\_init\_params\_t::cpri\_num

number of CPRI block to initialize

#### 3.2.2.2.9.1.2 cpri\_loop\_mode\_t cpri\_init\_params\_t::loop\_mode

loop mode to run CPRI with

#### 3.2.2.2.9.1.3 cpri\_sync\_mode\_t cpri\_init\_params\_t::sync\_mode

CPRI master or slave.

#### 3.2.2.2.9.1.4 ext\_sync\_act\_t cpri\_init\_params\_t::external\_sync\_active

sync pulse source

#### 3.2.2.2.9.1.5 shared\_sync\_mode\_source\_t cpri\_init\_params\_t::shared\_sync\_mode\_source

shared sync mode, used only if [shared\\_sync\\_mode](#) is active.

#### 3.2.2.2.9.1.6 reset\_ack\_assert\_length\_t cpri\_init\_params\_t::reset\_ack\_assert\_length

For how many HFs reset ack is asserted?

#### 3.2.2.2.9.1.7 reset\_detection\_length\_t cpri\_init\_params\_t::reset\_detection\_length

reset ack/req detection length

#### 3.2.2.2.9.1.8 uint32\_t cpri\_init\_params\_t::rx\_transparent\_mode

rx transparent mode active

#### 3.2.2.2.9.1.9 uint32\_t cpri\_init\_params\_t::tx\_transparent\_mode

tx transparent mode active

**3.2.2.2.9.1.10 uint32\_t cpri\_init\_params\_t::transmit\_sync\_output**

should transmit sync be an output (only if external\_sync\_active is SYNC\_GENERATED\_LOCALLY)

**3.2.2.2.9.1.11 uint32\_t cpri\_init\_params\_t::sync\_state\_machine\_ena**

Sync state machine enable.

**3.2.2.2.9.1.12 uint32\_t cpri\_init\_params\_t::shared\_sync\_mode**

independent(0) / shared(1) sync mode

**3.2.2.2.9.1.13 uint32\_t cpri\_init\_params\_t::delay\_direction**

When [external\\_sync\\_active](#) is set to SYNC\_GENERATED\_EXTERNALLY, define sync direction to positive (active) or negative (not active)

**3.2.2.2.9.1.14 uint32\_t cpri\_init\_params\_t::sync1588**

if active the 10ms sync pulse comes from block 1588.

**3.2.2.2.9.1.15 uint32\_t cpri\_init\_params\_t::remote\_reset\_indication**

Active if this unit participates in external remote reset indication; master unit indicates reset acknowledge and slave unit indicates reset request.

**3.2.2.2.9.1.16 uint32\_t cpri\_init\_params\_t::number\_of\_errors**

number of sync errors to hunt state

**3.2.2.2.9.1.17 uint32\_t cpri\_init\_params\_t::tx\_framer\_buffer\_size**

Transmit CPRI Framer Buffer size.

0 -> default size

**3.2.2.2.9.1.18 uint32\_t cpri\_init\_params\_t::vss\_eth\_portion\_in\_frame**

Used to select Ethernet/VSS portion in CPRI frame, 0x14 is maximal Ethernet, 0x3f is maximal VSS.

**3.2.2.2.9.1.19 uint32\_t cpri\_init\_params\_t::tx\_ex\_delay**

Not used.

Kept for backward compatibility.

**3.2.2.2.9.1.20 uint32\_t cpri\_init\_params\_t::scrambling\_seed**

Seed for scrambling.

0 if scrambling is not desired

## CPRI Module API

### 3.2.2.9.1.21 `uint32_t cpri_init_params_t::timer_tolerance_value`

Timer tolerance value in case of external sync pulse.

### 3.2.2.9.1.22 `uint8_t cpri_init_params_t::transmit_delay`

TX delay to configure on the link.

### 3.2.2.9.1.23 `uint8_t cpri_init_params_t::sync_delay`

sync delay to configure on the link

### 3.2.2.9.1.24 `cpri_interrupt_t* cpri_init_params_t::interrupts_table`

pointer to beginning of cpri\_interrupts array

### 3.2.2.9.1.25 `arch_specific cpri_init_params_t::extended_features`

init extended features

### 3.2.2.9.1.26 `os_status(* cpri_init_params_t::cpri_iq_init)(cpri_num_t cpri_num, cpri_iq_init_params_t *init_params, cpri_iq_additional_params_t *additional_init_params)`

pointer to cpriIqInitialize function used to enable/disable IQ path

### 3.2.2.9.1.27 `os_status(* cpri_init_params_t::cpri_vss_init)(cpri_num_t cpri_num, cpri_vss_init_params_t *init_params, void **vss_handle)`

pointer to cpriVssInitialize function used to enable/disable VSS path

### 3.2.2.9.1.28 `os_status(* cpri_init_params_t::cpri_ethernet_init)(cpri_num_t cpri_num, cpri_ethernet_init_params_t *init_params, void **ethernet_handle)`

pointer to cpriEthernetInitialize function used to enable/disable Ethernet path

### 3.2.2.9.1.29 `os_status(* cpri_init_params_t::cpri_hdlc_init)(cpri_num_t cpri_num, cpri_hdlc_init_params_t *init_params, void **hdlc_handle)`

pointer to cpriHdlcInitialize function used to enable/disable HDLC path

### 3.2.2.9.1.30 `cpri_iq_init_params_t* cpri_init_params_t::iq_init_params`

pointer to iq\_init\_params

### 3.2.2.9.1.31 `cpri_vss_init_params_t* cpri_init_params_t::vss_init_params`

pointer to vss\_init\_params

**3.2.2.2.9.1.32 cpri\_ethernet\_init\_params\_t\* cpri\_init\_params\_t::ethernet\_init\_params**

pointer to ethernet\_init\_params

**3.2.2.2.9.1.33 cpri\_hdlc\_init\_params\_t\* cpri\_init\_params\_t::hdlc\_init\_params**

pointer to hdlc\_init\_params

**3.2.2.2.10 struct cpri\_auxiliary\_params\_t**

CPRI auxiliary mode parameters.

This structure should be used as the CPRI LLD parameters for using auxiliary mode with CPRI .

**Data Fields**

- uint32\_t \* [mask](#)
- uint32\_t [mask\\_size](#)

**3.2.2.2.10.1 Field Documentation****3.2.2.2.10.1.1 uint32\_t\* cpri\_auxiliary\_params\_t::mask**

pointer to the beginning of the mask registers array

**3.2.2.2.10.1.2 uint32\_t cpri\_auxiliary\_params\_t::mask\_size**

mask registers array size

**3.2.2.3 Macro Definition Documentation****3.2.2.3.1 #define CPRI\_IQ\_DEV\_NAME0 "c\_i0"**

CPRI global control flags.

CPRI naming defines CPRI1 IQ device name for SIO

**3.2.2.3.2 #define CPRI\_IQ\_DEV\_NAME1 "c\_i1"**

CPRI2 IQ device name for SIO.

**3.2.2.3.3 #define CPRI\_IQ\_DEV\_NAME2 "c\_i2"**

CPRI3 IQ device name for SIO.

## CPRI Module API

**3.2.2.3.4 #define CPRI\_IQ\_DEV\_NAME3 "c\_i3"**

CPRI4 IQ device name for SIO.

**3.2.2.3.5 #define CPRI\_IQ\_DEV\_NAME4 "c\_i4"**

CPRI5 IQ device name for SIO.

**3.2.2.3.6 #define CPRI\_IQ\_DEV\_NAME5 "c\_i5"**

CPRI6 IQ device name for SIO.

**3.2.2.3.7 #define CPRI\_VSS\_DEV\_NAME0 "c\_v0"**

CPRI1 VSS device name for SIO.

**3.2.2.3.8 #define CPRI\_VSS\_DEV\_NAME1 "c\_v1"**

CPRI2 VSS device name for SIO.

**3.2.2.3.9 #define CPRI\_VSS\_DEV\_NAME2 "c\_v2"**

CPRI3 VSS device name for SIO.

**3.2.2.3.10 #define CPRI\_VSS\_DEV\_NAME3 "c\_v3"**

CPRI4 VSS device name for SIO.

**3.2.2.3.11 #define CPRI\_VSS\_DEV\_NAME4 "c\_v4"**

CPRI5 VSS device name for SIO.

**3.2.2.3.12 #define CPRI\_VSS\_DEV\_NAME5 "c\_v5"**

CPRI6 VSS device name for SIO.

**3.2.2.3.13 #define CPRI\_ETHERNET\_DEV\_NAME0 "c\_e0"**

CPRI1 Ethernet device name for BIO.

**3.2.2.3.14 #define CPRI\_ETHERNET\_DEV\_NAME1 "c\_e1"**

CPRI2 Ethernet device name for BIO.

**3.2.2.3.15 #define CPRI\_ETHERNET\_DEV\_NAME2 "c\_e2"**

CPRI3 Ethernet device name for BIO.

**3.2.2.3.16 #define CPRI\_ETHERNET\_DEV\_NAME3 "c\_e3"**

CPRI4 Ethernet device name for BIO.

**3.2.2.3.17 #define CPRI\_ETHERNET\_DEV\_NAME4 "c\_e4"**

CPRI5 Ethernet device name for BIO.

**3.2.2.3.18 #define CPRI\_ETHERNET\_DEV\_NAME5 "c\_e5"**

CPRI6 Ethernet device name for BIO.

**3.2.2.3.19 #define CPRI\_HDLC\_DEV\_NAME0 "c\_h0"**

CPRI1 HDLC device name for BIO.

**3.2.2.3.20 #define CPRI\_HDLC\_DEV\_NAME1 "c\_h1"**

CPRI2 HDLC device name for BIO.

**3.2.2.3.21 #define CPRI\_HDLC\_DEV\_NAME2 "c\_h2"**

CPRI3 HDLC device name for BIO.

**3.2.2.3.22 #define CPRI\_HDLC\_DEV\_NAME3 "c\_h3"**

CPRI4 HDLC device name for BIO.

**3.2.2.3.23 #define CPRI\_HDLC\_DEV\_NAME4 "c\_h4"**

CPRI5 HDLC device name for BIO.

## CPRI Module API

**3.2.2.3.24 #define CPRI\_HDLC\_DEV\_NAME5 "c\_h5"**

CPRI6 HDLC device name for BIO.

**3.2.2.3.25 #define CPRI\_IQ\_ENABLED &cpriIqInitialize**

CPRI IQ device enabled.

**3.2.2.3.26 #define CPRI\_VSS\_ENABLED &cpriVssInitialize**

CPRI VSS device enabled.

**3.2.2.3.27 #define CPRI\_ETHERNET\_ENABLED &cpriEthernetInitialize**

CPRI Ethernet device enabled.

**3.2.2.3.28 #define CPRI\_HDLC\_ENABLED &cpriHdlcInitialize**

CPRI HDLC device enabled.

**3.2.2.3.29 #define CPRI\_IQ\_DISABLED NULL**

CPRI IQ device disabled.

**3.2.2.3.30 #define CPRI\_VSS\_DISABLED NULL**

CPRI VSS device disabled.

**3.2.2.3.31 #define CPRI\_ETHERNET\_DISABLED NULL**

CPRI Ethernet device disabled.

**3.2.2.3.32 #define CPRI\_HDLC\_DISABLED NULL**

CPRI HDLC device disabled.

**3.2.2.3.33 #define CPRI\_NOT\_ACTIVE 0**

CPRI feature is not active.

**3.2.2.3.34 #define CPRI\_ACTIVE 1**

CPRI feature is active.

**3.2.2.3.35 #define CPRI\_NOT\_SYNCHONIZED 0**

CPRI is not synchronized.

**3.2.2.3.36 #define CPRI\_SYNCHONIZED 1**

CPRI is synchronized.

**3.2.2.3.37 #define CPRI\_IQ\_ACTIVE 0x00000001**

CPRI IQ active.

**3.2.2.3.38 #define CPRI\_ETHERNET\_ACTIVE 0x00000002**

CPRI Ethernet active.

**3.2.2.3.39 #define CPRI\_HDLC\_ACTIVE 0x00000004**

CPRI HDLC active.

**3.2.2.3.40 #define CPRI\_VSS\_ACTIVE 0x00000008**

CPRI VSS active.

**3.2.2.3.41 #define CPRI\_ALL\_DATA\_TYPES\_ACTIVE (CPRI\_IQ\_ACTIVE | CPRI\_ETHERNET\_ACTIVE | CPRI\_HDLC\_ACTIVE | CPRI\_VSS\_ACTIVE)**

CPRI all data types active (all previous values OR'ed)

**3.2.2.3.42 #define CPRI\_DEVICE\_DELAYS\_CALCULATE 0x00010000**

calculate delays of the cpri device

**3.2.2.3.43 #define CPRI\_DEVICE\_STATISTICS\_SET 0x00020000**

enable cpri events to be used for statistics in sys timers (external to cpri unit)

## CPRI Module API

**3.2.2.3.44 #define CPRI\_DEVICE\_TX\_CONTROL\_TABLE\_WRITE 0x00040000**

write a control table TX entrance

**3.2.2.3.45 #define CPRI\_DEVICE\_TX\_CONTROL\_TABLE\_READ 0x00080000**

read an entrance from TX control table

**3.2.2.3.46 #define CPRI\_DEVICE\_RX\_CONTROL\_TABLE\_READ 0x00100000**

read an entrance from RX control table

**3.2.2.3.47 #define CPRI\_DEVICE\_RX\_BFN\_COUNTER\_READ 0x00200000**

read BFN (radio frame) counter from cpri internal counters

**3.2.2.3.48 #define CPRI\_DEVICE\_RX\_HFN\_COUNTER\_READ 0x00400000**

read HFN (hyper frame) counter from cpri internal counters

**3.2.2.3.49 #define CPRI\_DEVICE\_TX\_BFN\_COUNTER\_READ 0x00800000**

read BFN (radio frame) counter from cpri internal counters

**3.2.2.3.50 #define CPRI\_DEVICE\_TX\_HFN\_COUNTER\_READ 0x01000000**

read HFN (hyper frame) counter from cpri internal counters

**3.2.2.3.51 #define CPRI\_DEVICE\_RESET\_REQUEST 0x02000000**

Force reset request (master) or acknowledge (slave)

**3.2.2.3.52 #define CPRI\_DEVICE\_RESET\_REQUEST\_DISABLE 0x04000000**

Stop forcing reset request (master) or acknowledge (slave)

**3.2.2.3.53 #define CPRI\_DEVICE\_RESET\_ENABLE 0x08000000**

enable master cpri unit to generate HW reset requests and slave to receive acknowledges

**3.2.2.3.54 #define CPRI\_DEVICE\_RESET\_DISABLE 0x10000000**

disable master cpri unit to generate HW reset requests and slave to receive acknowledge

**3.2.2.3.55 #define CPRI\_DEVICE\_CHECK\_RESET\_DETECTED 0x20000000**

check if reset request or acknowledge was received

**3.2.2.3.56 #define CPRI\_DEVICE\_TX\_BFN\_RESET 0x40000000**

check if reset request or acknowledge was received

**3.2.2.3.57 #define CPRI\_DEVICE\_DMA\_RESTART 0x80000000**

restart cpri after it was stopped by warm reset

**3.2.2.3.58 #define CPRI\_DEVICE\_RECONFIGURATION\_LEVEL0 0x80010000**

Reconfigure the CPRI unit with a new CPRI parameters (see in CPRI block RM); [cpri\\_reconfiguration\\_level0\\_param\\_t](#) is supplied as an input; Returns OS\_ERR\_BUSY if reconfiguration level 0 of another group is being executed, otherwise OS\_SUCCESS.

**3.2.2.3.59 #define CPRI\_DEVICE\_RECONFIGURATION\_LEVEL1 0x80020000**

Reconfigure the CPRI unit with a new CPRI parameters but same link rate and loopback setting(see in CPRI block RM); [cpri\\_init\\_params\\_t](#) is supplied as an input.

**3.2.2.3.60 #define CPRI\_DEVICE\_RECONFIGURATION\_LEVEL2 0x80040000**

Reconfigure the CPRI unit with a new IQ data type setting (see in CPRI block RM); [cpri\\_iq\\_init\\_params\\_t](#) is supplied as input.

**3.2.2.3.61 #define CPRI\_STATUS\_QUERY 0x80080000**

Get the CPRI status flag, such as #CPRI\_RECONFIGURATION\_LEVEL\_0; a pointer to a uint32\_t shall be supplied as an in-out argument to hold the status; The reconfiguration bits are cleared upon reading.

**3.2.2.3.62 #define CPRI\_AXC\_0\_ACTIVE 0x00000001**

channel number 1

## CPRI Module API

**3.2.2.3.63 #define CPRI\_AXC\_1\_ACTIVE 0x00000002**

channel number 2

**3.2.2.3.64 #define CPRI\_AXC\_2\_ACTIVE 0x00000004**

channel number 3

**3.2.2.3.65 #define CPRI\_AXC\_3\_ACTIVE 0x00000008**

channel number 4

**3.2.2.3.66 #define CPRI\_AXC\_4\_ACTIVE 0x00000010**

channel number 5

**3.2.2.3.67 #define CPRI\_AXC\_5\_ACTIVE 0x00000020**

channel number 6

**3.2.2.3.68 #define CPRI\_AXC\_6\_ACTIVE 0x00000040**

channel number 7

**3.2.2.3.69 #define CPRI\_AXC\_7\_ACTIVE 0x00000080**

channel number 8

**3.2.2.3.70 #define CPRI\_AXC\_8\_ACTIVE 0x00000100**

channel number 9

**3.2.2.3.71 #define CPRI\_AXC\_9\_ACTIVE 0x00000200**

channel number 10

**3.2.2.3.72 #define CPRI\_AXC\_10\_ACTIVE 0x00000400**

channel number 11

**3.2.2.3.73 #define CPRI\_AXC\_11\_ACTIVE 0x00000800**

channel number 12

**3.2.2.3.74 #define CPRI\_AXC\_12\_ACTIVE 0x00001000**

channel number 13

**3.2.2.3.75 #define CPRI\_AXC\_13\_ACTIVE 0x00002000**

channel number 14

**3.2.2.3.76 #define CPRI\_AXC\_14\_ACTIVE 0x00004000**

channel number 15

**3.2.2.3.77 #define CPRI\_AXC\_15\_ACTIVE 0x00008000**

channel number 16

**3.2.2.3.78 #define CPRI\_AXC\_16\_ACTIVE 0x00010000**

channel number 17

**3.2.2.3.79 #define CPRI\_AXC\_17\_ACTIVE 0x00020000**

channel number 18

**3.2.2.3.80 #define CPRI\_AXC\_18\_ACTIVE 0x00040000**

channel number 19

**3.2.2.3.81 #define CPRI\_AXC\_19\_ACTIVE 0x00080000**

channel number 20

**3.2.2.3.82 #define CPRI\_AXC\_20\_ACTIVE 0x00100000**

channel number 21

## CPRI Module API

**3.2.2.3.83 #define CPRI\_AXC\_21\_ACTIVE 0x00200000**

channel number 22

**3.2.2.3.84 #define CPRI\_AXC\_22\_ACTIVE 0x00400000**

channel number 23

**3.2.2.3.85 #define CPRI\_AXC\_23\_ACTIVE 0x00800000**

channel number 24

**3.2.2.3.86 #define MAXIMUM\_NUMBER\_OF\_AXCS 24**

maximum number of CPRI channels (AxCS's)

**3.2.2.3.87 #define CPRI\_IQ\_THRESHOLD\_EVENT 0x00000001**

IQ threshold event.

**3.2.2.3.88 #define CPRI\_IQ\_FIRST\_THRESHOLD\_EVENT 0x00000002**

IQ 1st threshold event.

**3.2.2.3.89 #define CPRI\_IQ\_SECOND\_THRESHOLD\_EVENT 0x00000004**

IQ 2nd threshold event.

**3.2.2.3.90 #define CPRI\_VSS\_EVENT 0x00000008**

VSS threshold event.

**3.2.2.3.91 #define CPRI\_HDLC\_EVENT 0x00000010**

HDLC event.

**3.2.2.3.92 #define CPRI\_ETHERNET\_EVENT 0x00000020**

Ethernet event.

**3.2.2.3.93 #define CPRI\_HFN\_TIMING\_EVENT 0x00000040**

HFN event.

**3.2.2.3.94 #define CPRI\_BFN\_TIMING\_EVENT 0x00000080**

BFN event.

**3.2.2.3.95 #define CPRI\_MULTICAST\_RX\_IQ\_THRESHOLD\_EVENT 0x00000100**

IQ 2nd destination threshold event.

**3.2.2.3.96 #define CPRI\_IQ\_TX\_BEGIN\_EVENT 0x00000100**

IQ transmit begin event.

**3.2.2.3.97 #define CPRI\_ALL\_TER\_RER\_EVENTS**

All events OR'ed.

**3.2.2.3.98 #define CPRI\_RECEIVE\_IQ\_OVERRUN\_ERROR 0x00000001**

IQ receive overrun error.

**3.2.2.3.99 #define CPRI\_TRANSMIT\_IQ\_UNDERRUN\_ERROR 0x00000002**

IQ transmit underrun error.

**3.2.2.3.100 #define CPRI\_RECEIVE\_ETH\_MEMORY\_OVERRUN\_ERROR 0x00000004**

Ethernet receive overrun error.

**3.2.2.3.101 #define CPRI\_TRANSMIT\_ETH\_UNDERRUN\_ERROR 0x00000008**

Ethernet transmit underrun error.

**3.2.2.3.102 #define CPRI\_RECEIVE\_ETH\_BUFFER\_DESCRIPTOR\_UNDERRUN\_ERROR 0x00000010**

Ethernet receive BD underrun error.

## CPRI Module API

**3.2.2.3.103 #define CPRI\_RECEIVE\_HDLC\_OVERRUN\_ERROR 0x00000020**

HDLC receive overrun error.

**3.2.2.3.104 #define CPRI\_TRANSMIT\_HDLC\_UNDERRUN\_ERROR 0x00000040**

HDLC transmit underrun error.

**3.2.2.3.105 #define CPRI\_RECEIVE\_HDLC\_BUFFER\_DESCRIPTOR\_UNDERRUN\_ERROR 0x00000080**

HDLC BD underrun error.

**3.2.2.3.106 #define CPRI\_RECEIVE\_VSS\_OVERRUN\_ERROR 0x00000100**

VSS receive overrun error.

**3.2.2.3.107 #define CPRI\_TRANSMIT\_VSS\_UNDERRUN\_ERROR 0x00000200**

VSS transmit underrun error.

**3.2.2.3.108 #define CPRI\_EXTERNAL\_SYNC\_SYNCHRONIZATION\_LOST\_ERROR 0x00008000**

external synch lost error

**3.2.2.3.109 #define CPRI\_REMOTE\_LOS\_ERROR 0x00010000**

remote LOS error

**3.2.2.3.110 #define CPRI\_REMOTE\_LOF\_ERROR 0x00020000**

remote LOF error

**3.2.2.3.111 #define CPRI\_REMOTE\_RAI\_ERROR 0x00040000**

remote RAI error

**3.2.2.3.112 #define CPRI\_REMOTE\_SDI\_ERROR 0x00080000**

remote SDI error

**3.2.2.3.113 #define CPRI\_LOCAL\_LOS\_ERROR 0x00100000**

LOS error.

**3.2.2.3.114 #define CPRI\_LOCAL\_LOST\_OF\_FRAME\_ERROR 0x00200000**

LOF error.

**3.2.2.3.115 #define CPRI\_FREQUENCY\_ALARM\_ERROR 0x00800000**

frequency alarm error

**3.2.2.3.116 #define CPRI\_REMOTE\_RESET\_ERROR 0x00400000**

remote reset event

**3.2.2.3.117 #define CPRI\_ECC\_CONFIGURATION\_MEMORY\_ERROR 0x00000400**

ECC configuration memory error.

**3.2.2.3.118 #define CPRI\_ECC\_DATA\_MEMORY\_ERROR 0x00000800**

ECC data memory error.

**3.2.2.3.119 #define CPRI\_REMOTE\_RESET\_ACKNOWLEDGE 0x01000000**

remote reset ACK

**3.2.2.3.120 #define CPRI\_ALL\_ERRORS**

bitwise-or of all CPRI errors

**3.2.2.3.121 #define CPRI\_ERROR\_MULTIBIT\_ECC\_SECOND\_DESTINATION\_DMA\_MEMORY 0←  
X00000001**

2nd destination DMA memory error

**3.2.2.3.122 #define CPRI\_ERROR\_MULTIBIT\_ECC\_COMBINER\_MEMORY 0X00000002**

combiner memory error

## CPRI Module API

**3.2.2.3.123 #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAME\_ELASTIC\_BUFFER\_MEMORY 0←  
X00000004**

frame elastic memory error

**3.2.2.3.124 #define CPRI\_ERROR\_MULTIBIT\_ECC\_AUX\_MEMORY 0X00000008**

auxiliary memory error

**3.2.2.3.125 #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_TRANSMIT\_HDLC\_MEMORY 0←  
X00000010**

HDLC framer transmit memory error.

**3.2.2.3.126 #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_RECEIVE\_HDLC\_MEMORY 0←  
X00000020**

HDLC framer receive memory error.

**3.2.2.3.127 #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_TRANSMIT\_ETH\_MEMORY 0←  
X00000040**

Ethernet framer transmit memory error.

**3.2.2.3.128 #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_RECEIVE\_ETH\_MEMORY 0←  
X00000080**

Ethernet framer receive memory error.

**3.2.2.3.129 #define CPRI\_ERROR\_MULTIBIT\_ECC\_TRANSMIT\_CONTROL\_WORD\_TABLE\_MEM←  
ORY 0X00000100**

transmit control word table memory error

**3.2.2.3.130 #define CPRI\_ERROR\_MULTIBIT\_ECC\_RECEIVE\_CONTROL\_WORD\_TABLE\_MEMO←  
RY 0X00000200**

receive control word memory error

**3.2.2.3.131 #define CPRI\_ERROR\_MULTIBIT\_ECC\_RECEIVE\_DMA\_MEMORY 0X00000800**

receive DMA memory error

**3.2.2.3.132 #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_TRANSMIT\_IQ\_MEMORY 0X00001000**

IQ framer transmit memory error.

**3.2.2.3.133 #define CPRI\_ERROR\_MULTIBIT\_ECC\_FRAMER\_RECEIVE\_IQ\_MEMORY 0X00002000**

IQ framer receive memory error.

**3.2.2.3.134 #define CPRI\_ERROR\_MULTIBIT\_ECC\_TRANSMIT\_CONFIGURATION\_MEMORY 0X00004000**

transmit configuration memory error

**3.2.2.3.135 #define CPRI\_ERROR\_MULTIBIT\_ECC\_RECEIVE\_CONFIGURATION\_MEMORY 0X00008000**

receive configuration memory error

### **3.2.2.4 Enumeration Type Documentation**

**3.2.2.4.1 enum cpri\_loop\_mode\_t**

Enumeration of CPRI loop modes.

**3.2.2.4.2 enum cpri\_sync\_mode\_t**

Enumeration of CPRI working modes.

**3.2.2.4.3 enum ext\_sync\_act\_t**

Enumeration of CPRI external sync active modes.

**3.2.2.4.4 enum shared\_sync\_mode\_source\_t**

Enumeration shared sync modes (defines which CPRI is the sync "master").

## CPRI Module API

### **3.2.2.4.5 enum reset\_ack\_assert\_length\_t**

Enumeration of reset acknowledge length, counted in number of hyperframes.

### **3.2.2.4.6 enum reset\_detection\_length\_t**

Enumeration of reset acknowledge(master) or request(slave) detection length, counted in number of hyperframes.

### **3.2.2.4.7 enum cpri\_protocol\_t**

Enumeration of CPRI available protocol types.

### **3.2.2.4.8 enum cpri\_multicast\_mode\_t**

Enumeration of CPRI multicast modes.

### **3.2.2.4.9 enum mapping\_mode\_t**

Enumeration of CPRI mapping modes.

### **3.2.2.4.10 enum sampling\_width\_select\_t**

Enumeration of CPRI available sample rates.

### **3.2.2.4.11 enum iq\_bus\_transaction\_size\_t**

Enumeration of CPRI IQ transaction sizes.

### **3.2.2.4.12 enum vss\_bus\_transaction\_size\_t**

Enumeration of CPRI VSS transaction sizes.

### **3.2.2.4.13 enum oversampling\_ratio\_t**

Enumeration of CPRI BD oversampling available ratios.

### 3.2.2.4.14 enum cpri\_interrupt\_type\_t

CPRI interrupt types definition.

This enum should be to define the different interrupt types supported by CPRI

RER and TER interrupts can support the following events: CPRI\_IQ\_THRESHOLD\_EVENT, CPRI\_IQ\_FIRST\_THRESHOLD\_EVENT, CPRI\_IQ\_SECOND\_THRESHOLD\_EVENT, CPRI\_VSS\_EVENT, CPRI\_HDLC\_EVENT, CPRI\_HDLC\_EVENT, CPRI\_HFN\_TIMING\_EVENT, CPRI\_BFN\_TIMING\_EVENT, CPRI\_MULTICAST\_RX\_IQ\_THRESHOLD\_EVENT (RER only), CPRI\_IQ\_TX\_BEGIN\_EVENT (TER only) CPRI driver will assign RER/TER interrupts in consecutive order up to the number of available lines.

Transmit control and receive control interrupts can support the following events: CPRI\_VSS\_EVENT, CPRI\_HDLC\_EVENT, CPRI\_ETHERENT\_EVENT

transmit timing and receive timing interrupts can support the following events: CPRI\_HFN\_TIMING\_EVENT, CPRI\_BFN\_TIMING\_EVENT

### 3.2.2.5 Function Documentation

#### 3.2.2.5.1 os\_status cpriInitialize ( cpri\_global\_init\_params\_t \* *global\_parms*, cpri\_init\_params\_t(\*) *init\_params[]* )

Initializes the CPRI driver's structures

The CPRI main initialization function

Parameters

in	<i>global_parms</i>	- cpri global initialization parameters structure
in	<i>init_params</i>	- cpri Initialization parameters array.

Returns

OS status

#### 3.2.2.5.2 os\_status cpriIqInitialize ( cpri\_num\_t *cpri\_num*, cpri\_iq\_init\_params\_t \* *init\_params*, cpri\_iq\_additional\_params\_t \* *additional\_init\_params* )

Initializes the CPRI driver's structures

The CPRI IQ initialization function

## CPRI Module API

Parameters

in	<i>cpri_num</i>	- cpri CPRI block number.
in	<i>init_params</i>	- cpri IQ Initialization parameters.
in	<i>additional_</i> ↔ <i>init_params</i>	- additional cpri IQ Initialization parameters.

Returns

OS status

**3.2.2.5.3 os\_status cpriVssInitialize ( cpri\_num\_t *cpri\_num*, cpri\_vss\_init\_params\_t \*  
*init\_params*, void \*\* *vss\_handle* )**

Initializes the CPRI driver's structures

The CPRI VSS initialization function

Parameters

in	<i>cpri_num</i>	- cpri CPRI block number.
in	<i>init_params</i>	- cpri VSS Initialization parameters.
out	<i>vss_handle</i>	(B4 family only) - the returned VSS handler.

Returns

OS status

**3.2.2.5.4 os\_status cpriEthernetInitialize ( cpri\_num\_t *cpri\_num*, cpri\_ethernet\_init\_params\_t \*  
*init\_params*, void \*\* *ethernet\_handle* )**

Initializes the CPRI driver's structures

The CPRI VSS Ethernet function

Parameters

in	<i>cpri_num</i>	- cpri CPRI block number.
----	-----------------	---------------------------

in	<i>init_params</i>	- cpri Ethernet Initialization parameters.
out	<i>ethernet_&lt;-- handle</i>	(B4 family only) - the returned Ethernet handler.

Returns

OS status

### 3.2.2.5.5 **os\_status cpriHdclInitialize ( cpri\_num\_t cpri\_num, cpri\_hdlc\_init\_params\_t \* init\_params, void \*\* hdlc\_handle )**

Initializes the CPRI driver's structures

The CPRI HLCD initialization function

Parameters

in	<i>cpri_num</i>	- cpri CPRI block number.
in	<i>init_params</i>	- cpri HDLC Initialization parameters.
out	<i>hdlc_handle</i>	(B4 family only) - the returned HDLC handler.

Returns

OS status

## 3.2.3 CPRI runtime

### 3.2.3.1 Overview

CPRI runtime API.

### Data Structures

- struct [cpri\\_delays\\_t](#)
- struct [cpri\\_control\\_table\\_entry\\_t](#)
- struct [cpri\\_iq\\_open\\_params\\_t](#)
- struct [cpri\\_vss\\_open\\_params\\_t](#)
- struct [cpri\\_ethernet\\_open\\_params\\_t](#)
- struct [cpri\\_ethernet\\_channel\\_params\\_t](#)
- struct [cpri\\_hdlc\\_open\\_params\\_t](#)
- struct [cpri\\_hdlc\\_channel\\_params\\_t](#)
- struct [cpri\\_iq\\_int\\_cb\\_param\\_t](#)
- struct [cpri\\_channel\\_params\\_t](#)
- struct [cpri\\_error\\_param\\_t](#)
- struct [cpri\\_reconfiguration\\_level0\\_param\\_t](#)

**Macros**

- #define **CPRI\_ETHERNET\_CMD\_RX\_POLL** (0x00000400 | BIO\_LLD\_COMMAND | BIO\_COMMAND\_READ)
- #define **CPRI\_ETHERNET\_CMD\_TX\_CONFIRM** (0x00000800 | BIO\_LLD\_COMMAND)
- #define **CPRI\_HDLC\_CMD\_RX\_POLL** (0x00000400 | BIO\_LLD\_COMMAND | BIO\_COMMAND\_READ)
- #define **CPRI\_HDLC\_CMD\_TX\_CONFIRM** (0x00000800 | BIO\_LLD\_COMMAND)

**3.2.3.2 Data Structure Documentation****3.2.3.2.1 struct cpri\_delays\_t**

CPRI delay calculation structure.

This structure should be used for the cpriDelaysCalculate to put the calculated data in

**Data Fields**

- double **t\_ext**
- double **t\_i4**
- double **t\_offset**

**3.2.3.2.1.1 Field Documentation****3.2.3.2.1.1.1 double cpri\_delays\_t::t\_ext**

input - the sum of RX,TX physical and optical delays on the board in nano seconds.

if the value is not known, 0 can be used and accuracy will degrade accordingly. (refer to RM for more details on delays - SFP\_RXREC, SFP\_TXREC, SFP\_RXRE, SFP\_TXRE)

**3.2.3.2.1.1.2 double cpri\_delays\_t::t\_i4**

calculated delay

**3.2.3.2.1.1.3 double cpri\_delays\_t::t\_offset**

calculated delay - relevant for multi-hop configurations only

**3.2.3.2.2 struct cpri\_control\_table\_entry\_t**

CPRI control table entry data.

This structure should be used for writing/reading data for a single control word entry

**Data Fields**

- uint8\_t **address**

- `uint32_t data_register_0`
- `uint32_t data_register_1`
- `uint16_t data_register_2`

### 3.2.3.2.2.1 Field Documentation

#### 3.2.3.2.2.1.1 `uint8_t cpri_control_table_entry_t::address`

address of the control table entry

#### 3.2.3.2.2.1.2 `uint32_t cpri_control_table_entry_t::data_register_0`

data register

#### 3.2.3.2.2.1.3 `uint32_t cpri_control_table_entry_t::data_register_1`

data register

#### 3.2.3.2.2.1.4 `uint16_t cpri_control_table_entry_t::data_register_2`

data register

### 3.2.3.2.3 `struct cpri_iq_open_params_t`

CPRI IQ opening parameters.

This structure should be used when calling `osSioDeviceOpen()` with the CPRI IQ device handle.

#### Data Fields

- `uint8_t * multicast_buffer_data_base`
- `void(* hfn_tx )(cpri_num_t cpri_num, uint32_t event, void *data)`
- `void(* hfn_rx )(cpri_num_t cpri_num, uint32_t event, void *data)`
- `void(* bfn_tx )(cpri_num_t cpri_num, uint32_t event, void *data)`
- `void(* bfn_rx )(cpri_num_t cpri_num, uint32_t event, void *data)`
- `void(* iq_tx_begin )(cpri_num_t cpri_num, uint32_t event, void *data)`
- `void(* iq_multicast_rx )(cpri_num_t cpri_num, uint32_t event, void *data)`
- `void(* error_callback )(void *param)`

### 3.2.3.2.3.1 Field Documentation

#### 3.2.3.2.3.1.1 `uint8_t* cpri_iq_open_params_t::multicast_buffer_data_base`

to be used only in multicast or multiunicast modes (otherwise can be 0).

#### 3.2.3.2.3.1.2 `void(* cpri_iq_open_params_t::hfn_tx)(cpri_num_t cpri_num, uint32_t event, void *data)`

Callback for handling CPRI\_HFN\_TIMING\_EVENT event (initializing core only).

## CPRI Module API

**3.2.3.2.3.1.3 void(\* cpri\_iq\_open\_params\_t::hfn\_rx)(cpri\_num\_t cpri\_num, uint32\_t event, void \*data)**

Callback for handling CPRI\_HFN\_TIMING\_EVENT event (initializing core only).

**3.2.3.2.3.1.4 void(\* cpri\_iq\_open\_params\_t::bfm\_tx)(cpri\_num\_t cpri\_num, uint32\_t event, void \*data)**

Callback for handling CPRI\_BFM\_TIMING\_EVENT event (initializing core only).

**3.2.3.2.3.1.5 void(\* cpri\_iq\_open\_params\_t::bfm\_rx)(cpri\_num\_t cpri\_num, uint32\_t event, void \*data)**

Callback for handling CPRI\_BFM\_TIMING\_EVENT event (initializing core only).

**3.2.3.2.3.1.6 void(\* cpri\_iq\_open\_params\_t::iq\_tx\_begin)(cpri\_num\_t cpri\_num, uint32\_t event, void \*data)**

Callback for handling CPRI\_IQ\_TX\_BEGIN\_EVENT event (initializing core only).

**3.2.3.2.3.1.7 void(\* cpri\_iq\_open\_params\_t::iq\_multicast\_rx)(cpri\_num\_t cpri\_num, uint32\_t event, void \*data)**

Callback for handling CPRI\_MULTICAST\_RX\_IQ\_THRESHOLD\_EVENT event (initializing core only).

**3.2.3.2.3.1.8 void(\* cpri\_iq\_open\_params\_t::error\_callback)(void \*param)**

allback for handling general error interrupts (initializing core only)

### 3.2.3.2.4 struct cpri\_vss\_open\_params\_t

CPRI VSS opening parameters.

This structure should be used when calling [osSioDeviceOpen\(\)](#) with the CPRI VSS device handle.

#### Data Fields

- void(\* [error\\_callback](#) )(void \*param)

#### 3.2.3.2.4.1 Field Documentation

**3.2.3.2.4.1.1 void(\* cpri\_vss\_open\_params\_t::error\_callback)(void \*param)**

Callback for handling CPRI\_MULTICAST\_RX\_IQ\_THRESHOLD\_EVENT event (master core only).

### 3.2.3.2.5 **struct cpri\_ethernet\_open\_params\_t**

CPRI Ethernet opening parameters.

This structure should be used when calling [osBioDeviceOpen\(\)](#) with the CPRI Ethernet device handle.

#### Data Fields

- void(\* [error\\_callback](#) )(void \*param)

#### 3.2.3.2.5.1 Field Documentation

##### 3.2.3.2.5.1.1 [void\(\\* cpri\\_ethernet\\_open\\_params\\_t::error\\_callback\)\(void \\*param\)](#)

Callback for handling general error interrupts (master core only).

### 3.2.3.2.6 **struct cpri\_ethernet\_channel\_params\_t**

CPRI Ethernet channel opening parameters.

This structure should be used when opening a CPRI Ethernet channel

#### Data Fields

- [uint32\\_t bd\\_ring\\_steering\\_bits](#):3
- [uint32\\_t buffer\\_steering\\_bits](#):3
- [cpri\\_buffer\\_attributes\\_t bd\\_ring\\_attributes](#)
- [cpri\\_buffer\\_attributes\\_t buffer\\_attributes](#)

#### 3.2.3.2.6.1 Field Documentation

##### 3.2.3.2.6.1.1 [uint32\\_t cpri\\_ethernet\\_channel\\_params\\_t::bd\\_ring\\_steering\\_bits](#)

steering bits for the BD ring)

##### 3.2.3.2.6.1.2 [uint32\\_t cpri\\_ethernet\\_channel\\_params\\_t::buffer\\_steering\\_bits](#)

steering bits for the data buffers

##### 3.2.3.2.6.1.3 [cpri\\_buffer\\_attributes\\_t cpri\\_ethernet\\_channel\\_params\\_t::bd\\_ring\\_attributes](#)

BD ring attributes.

##### 3.2.3.2.6.1.4 [cpri\\_buffer\\_attributes\\_t cpri\\_ethernet\\_channel\\_params\\_t::buffer\\_attributes](#)

buffer attributes

## CPRI Module API

### 3.2.3.2.7 **struct cpri\_hdlc\_open\_params\_t**

CPRI HDLC opening parameters.

This structure should be used when calling [osBioDeviceOpen\(\)](#) with the CPRI HDLC device handle.

#### Data Fields

- void(\* [error\\_callback](#) )(void \*param)

#### 3.2.3.2.7.1 Field Documentation

##### 3.2.3.2.7.1.1 [void\(\\* cpri\\_hdlc\\_open\\_params\\_t::error\\_callback\)\(void \\*param\)](#)

Callback for handling general error interrupts (master core only).

### 3.2.3.2.8 **struct cpri\_hdlc\_channel\_params\_t**

CPRI HDLC channel opening parameters.

This structure should be used when opening a CPRI Ethernet channel

#### Data Fields

- uint32\_t [bd\\_ring\\_steering\\_bits](#):3
- uint32\_t [buffer\\_steering\\_bits](#):3
- [cpri\\_buffer\\_attributes\\_t](#) [bd\\_ring\\_attributes](#)
- [cpri\\_buffer\\_attributes\\_t](#) [buffer\\_attributes](#)

#### 3.2.3.2.8.1 Field Documentation

##### 3.2.3.2.8.1.1 [uint32\\_t cpri\\_hdlc\\_channel\\_params\\_t::bd\\_ring\\_steering\\_bits](#)

steering bits for the BD ring)

##### 3.2.3.2.8.1.2 [uint32\\_t cpri\\_hdlc\\_channel\\_params\\_t::buffer\\_steering\\_bits](#)

steering bits for the data buffers

##### 3.2.3.2.8.1.3 [cpri\\_buffer\\_attributes\\_t cpri\\_hdlc\\_channel\\_params\\_t::bd\\_ring\\_attributes](#)

BD ring attributes.

##### 3.2.3.2.8.1.4 [cpri\\_buffer\\_attributes\\_t cpri\\_hdlc\\_channel\\_params\\_t::buffer\\_attributes](#)

buffer attributes

### 3.2.3.2.9 **struct cpri\_iq\_int\_cb\_param\_t**

CPRI IQ interrupts callback type.

This structure should be used when supplying a callback for IQ device

#### Data Fields

- void \* `callback_param`
- `cpri_num_t cpri_num`
- `uint32_t event_type`

#### 3.2.3.2.9.1 Field Documentation

##### 3.2.3.2.9.1.1 `void* cpri_iq_int_cb_param_t::callback_param`

Callback for handling IQ interrupts.

##### 3.2.3.2.9.1.2 `cpri_num_t cpri_iq_int_cb_param_t::cpri_num`

CPRI block.

##### 3.2.3.2.9.1.3 `uint32_t cpri_iq_int_cb_param_t::event_type`

Event description.

### 3.2.3.2.10 **struct cpri\_channel\_params\_t**

CPRI IQ channel opening parameters.

This structure should be used when opening a CPRI IQ channel

### 3.2.3.2.11 **struct cpri\_error\_param\_t**

CPRI error parameters.

This structure is passed to the error callback when error event occurs. It contains the needed information so that the callback can know which CPRI unit and what is the error.

#### Data Fields

- `cpri_num_t cpri_num`
- `uint32_t error_events`
- `uint32_t error_ecc_multibit_events`

## CPRI Module API

### 3.2.3.2.11.1 Field Documentation

#### 3.2.3.2.11.1.1 `cpri_num_t cpri_error_param_t::cpri_num`

CPRI block.

#### 3.2.3.2.11.1.2 `uint32_t cpri_error_param_t::error_events`

Error events description.

#### 3.2.3.2.11.1.3 `uint32_t cpri_error_param_t::error_ecc_multibit_events`

ECC multibit error events description.

### 3.2.3.2.12 `struct cpri_reconfiguration_level0_param_t`

CPRI reconfiguration level0 parameters.

This structure is passed to the reconfiguration level0 flow, which is invoked via [CPRI\\_DEVICE\\_RECONFIGATION\\_LEVEL0](#) SIO device control command.

#### Data Fields

- `cpri_link_rate_t maximal_desired_link_rate`
- `cpri_link_rate_t minimal_accepted_link_rate`
- `cpri_init_params_t(* cpri_init_params)[]`

### 3.2.3.2.12.1 Field Documentation

#### 3.2.3.2.12.1.1 `cpri_link_rate_t cpri_reconfiguration_level0_param_t::maximal_desired_link_rate`

maximal link rate.

must not be greater then RCWLR defined rate

#### 3.2.3.2.12.1.2 `cpri_link_rate_t cpri_reconfiguration_level0_param_t::minimal_accepted_link_rate`

minimal link rate accepted without failure

#### 3.2.3.2.12.1.3 `cpri_init_params_t(* cpri_reconfiguration_level0_param_t::cpri_init_params)[]`

reconfiguration parameters of all the CPRI units

### 3.2.3.3 Macro Definition Documentation

#### 3.2.3.3.1 `#define CPRI_ETHERNET_CMD_RX_POLL (0x00000400 | BIO_LLD_COMMAND | BIO_COMMAND_READ)`

Process received frames, when Rx interrupt is disabled (param: NULL).

**3.2.3.3.2 #define CPRI\_ETHERNET\_CMD\_TX\_CONFIRM (0x00000800 | BIO\_LLD\_COMMAND)**

Confirm transmitted frames (param: NULL).

**3.2.3.3.3 #define CPRI\_HDLC\_CMD\_RX\_POLL (0x00000400 | BIO\_LLD\_COMMAND | BIO\_COMMAND\_READ)**

Process received frames, when Rx interrupt is disabled (param: NULL).

**3.2.3.3.4 #define CPRI\_HDLC\_CMD\_TX\_CONFIRM (0x00000800 | BIO\_LLD\_COMMAND)**

Confirm transmitted frames (param: NULL).

## 3.2.4 CPRI B4860 architecture-specific definitions

### 3.2.4.1 Overview

Definition of CPRI B4860 architecture specific defines, data structures and functions.

### Data Structures

- struct [cpri\\_global\\_init\\_params\\_t](#)
- union [cpri\\_buffer\\_attributes\\_t](#)

### Macros

- #define [REGISTER\\_TYPE soc\\_ccsr\\_map\\_t](#)
- #define [DEVICE\\_REGISTERS g\\_soc\\_ccsr\\_map](#)
- #define [CPRI\\_GENERAL\\_REGISTERS](#) ([DEVICE\\_REGISTERS](#)->cpri.cpri\_unit[0].cpri\_general\_registers)
- #define [CPRI\\_MAX\\_NUM\\_OF\\_CORES](#) OS\_SOC\_MAX\_NUM\_OF\_CORES
- #define [CPRI\\_ICCR\\_CLOCKS](#) 0x000000FF
- #define [CPRI\\_NUM\\_OF\\_TER\\_RER\\_INTERRUPTS\\_PER\\_UNIT](#) 16
- #define [CPRI\\_NUM\\_OF\\_RX\\_CONTROL\\_INTERRUPTS\\_PER\\_UNIT](#) 1
- #define [CPRI\\_NUM\\_OF\\_RX\\_TIMING\\_INTERRUPTS\\_PER\\_UNIT](#) 1
- #define [CPRI\\_NUM\\_OF\\_RX\\_TIMING\\_INTERRUPTS\\_PER\\_UNIT](#) 1
- #define [CPRI\\_NUM\\_OF\\_ERROR\\_INTERRUPTS\\_PER\\_UNIT](#) 1
- #define [CPRI\\_TOTAL\\_NUM\\_OF\\_TER\\_RER\\_INTERRUPTS](#) 16
- #define [CPRI\\_TOTAL\\_NUM\\_OF\\_RX\\_CONTROL\\_INTERRUPTS](#) NUM\_OF\_CPRI\_MODULES\_ES
- #define [CPRI\\_TOTAL\\_NUM\\_OF\\_RX\\_CONTROL\\_INTERRUPTS](#) NUM\_OF\_CPRI\_MODULES\_ES
- #define [CPRI\\_TOTAL\\_NUM\\_OF\\_TX\\_TIMING\\_INTERRUPTS](#) NUM\_OF\_CPRI\_MODULES
- #define [CPRI\\_TOTAL\\_NUM\\_OF\\_RX\\_TIMING\\_INTERRUPTS](#) NUM\_OF\_CPRI\_MODULES

## CPRI Module API

- #define `CPRI_TOTAL_NUM_OF_ERROR_INTERRUPTS` NUM\_OF\_CPRI\_MODULES
- #define `CPRI_NUMBER_OF_CLOCK_DOMAINS` (NUM\_OF\_CPRI\_GROUPS)
- #define `CPRI_GET_CLOCK_DOMAIN_INDEX`(CPRI\_UNIT\_INIT\_PARAMS) ((uint8\_t)CPR\_I\_UNIT\_INIT\_PARAMS->group)

### Enumerations

- enum `cpri_group_t`
- enum `cpri_link_rate_t`

### Functions

- `cpri_num_t cpriPairNumGet (cpri_num_t cpri_num)`
- `double cpriSerdesDelaysCalculate (cpri_num_t cpri_num)`
- `os_status cpriArchStatisticsSet ()`
- `os_status cpriPowerGating (bool powerDown)`

#### 3.2.4.2 Data Structure Documentation

##### 3.2.4.2.1 struct `cpri_global_init_params_t`

Global initialization structure of CPRI.

This structure is passed once for a device init and include parameters for initialization of all the CPRI units used on the device.

##### Data Fields

- `cpri_cores_t initializing_core`
- `uint8_t cpri_num_of_used_units`
- `cpri_link_rate_t maximal_desired_link_rate`
- `cpri_link_rate_t minimal_accepted_link_rate`

###### 3.2.4.2.1.1 Field Documentation

###### 3.2.4.2.1.1.1 `cpri_cores_t cpri_global_init_params_t::initializing_core`

`initializing_core`

###### 3.2.4.2.1.1.2 `uint8_t cpri_global_init_params_t::cpri_num_of_used_units`

number of active cpri units

###### 3.2.4.2.1.1.3 `cpri_link_rate_t cpri_global_init_params_t::maximal_desired_link_rate`

maximal link rate.

must not be greater then RCWLR defined rate

**3.2.4.2.1.1.4 cpri\_link\_rate\_t cpri\_global\_init\_params\_t::minimal\_accepted\_link\_rate**

minimal link rate accepted without failure

**3.2.4.2.2 union cpri\_buffer\_attributes\_t**

CPRI buffer attributes 16 bits width register layout.

**3.2.4.2.2.1 Field Documentation****3.2.4.2.2.1.1 uint16\_t cpri\_buffer\_attributes\_t::c**

Cacheable.

**3.2.4.2.2.1.2 uint16\_t cpri\_buffer\_attributes\_t::lru**

0 - Normal L2 cache behavior, 1 - Access will be marked in L2 cache as least recently used.

**3.2.4.2.2.1.3 uint16\_t cpri\_buffer\_attributes\_t::w**

0 - Write back mode, 1 - Write through mode

**3.2.4.2.2.1.4 uint16\_t cpri\_buffer\_attributes\_t::m**

Coherency.

**3.2.4.2.2.1.5 uint16\_t cpri\_buffer\_attributes\_t::g**

Guarded.

**3.2.4.2.2.1.6 uint16\_t cpri\_buffer\_attributes\_t::l2pid**

L2 partition ID.

**3.2.4.2.2.1.7 uint16\_t cpri\_buffer\_attributes\_t::enhanced**

Valid if Enhanced bit is set; Specifies the Enhanced type value; Used by PAMU for command classification.

Enhanced access

**3.2.4.2.2.1.8 uint16\_t cpri\_buffer\_attributes\_t::liodn**

Logical IO device number; Used by PAMU.

**3.2.4.3 Macro Definition Documentation****3.2.4.3.1 #define REGISTERS\_TYPE soc\_ccsr\_map\_t**

Chips' CCSR structure.

**3.2.4.3.2 #define DEVICE\_REGISTERS g\_soc\_ccsr\_map**

pointer to chips' CCSR base

**3.2.4.3.3 #define CPRI\_GENERAL\_REGISTERS (DEVICE\_REGISTERS->cpri.cpri\_unit[0].cpri\_general\_registers)**

pointer to CPRI general registers base

**3.2.4.3.4 #define CPRI\_MAX\_NUM\_OF\_CORES OS\_SOC\_MAX\_NUM\_OF\_CORES**

maximum number of cores in this platform

**3.2.4.3.5 #define CPRI\_ICCR\_CLOCKS 0x000000FF**

bitwise constant for all CPRI units' clocks for ICCR register

**3.2.4.3.6 #define CPRI\_NUM\_OF\_TER\_RER\_INTERRUPTS\_PER\_UNIT 16**

maximum number of transmit and receive interrupts per CPRI unit

**3.2.4.3.7 #define CPRI\_NUM\_OF\_TX\_CONTROL\_INTERRUPTS\_PER\_UNIT 1**

maximum number of transmit control interrupts per CPRI unit

**3.2.4.3.8 #define CPRI\_NUM\_OF\_RX\_CONTROL\_INTERRUPTS\_PER\_UNIT 1**

maximum number of receive control interrupts per CPRI unit

**3.2.4.3.9 #define CPRI\_NUM\_OF\_TX\_TIMING\_INTERRUPTS\_PER\_UNIT 1**

maximum number of transmit timing interrupts per CPRI unit

**3.2.4.3.10 #define CPRI\_NUM\_OF\_RX\_TIMING\_INTERRUPTS\_PER\_UNIT 1**

maximum number of receive timing interrupts per CPRI unit

**3.2.4.3.11 #define CPRI\_NUM\_OF\_ERROR\_INTERRUPTS\_PER\_UNIT 1**

maximum number of error interrupts per CPRI unit

**3.2.4.3.12 #define CPRI\_TOTAL\_NUM\_OF\_TER\_RER\_INTERRUPTS 16**

maximum number of transmit and receive interrupts for all CPRI units

**3.2.4.3.13 #define CPRI\_TOTAL\_NUM\_OF\_TX\_CONTROL\_INTERRUPTS NUM\_OF\_CPRI\_MODULES**

maximum number of transmit control interrupts for all CPRI units

**3.2.4.3.14 #define CPRI\_TOTAL\_NUM\_OF\_RX\_CONTROL\_INTERRUPTS NUM\_OF\_CPRI\_MODULES**

maximum number of receive control interrupts for all CPRI units

**3.2.4.3.15 #define CPRI\_TOTAL\_NUM\_OF\_TX\_TIMING\_INTERRUPTS NUM\_OF\_CPRI\_MODULES**

maximum number of transmit timing interrupts for all CPRI units

**3.2.4.3.16 #define CPRI\_TOTAL\_NUM\_OF\_RX\_TIMING\_INTERRUPTS NUM\_OF\_CPRI\_MODULES**

maximum number of receive timing interrupts for all CPRI units

**3.2.4.3.17 #define CPRI\_TOTAL\_NUM\_OF\_ERROR\_INTERRUPTS NUM\_OF\_CPRI\_MODULES**

maximum number of error interrupts for all CPRI units

**3.2.4.3.18 #define CPRI\_NUMBER\_OF\_CLOCK\_DOMAINS (NUM\_OF\_CPRI\_GROUPS)**

maximum number of clocks domain

## CPRI Module API

**3.2.4.3.19 #define CPRI\_GET\_CLOCK\_DOMAIN\_INDEX( *CPRI\_UNIT\_INIT\_PARAMS* ) ((uint8\_t)CPRI\_UNIT\_INIT\_PARAMS->group)**

returns clock domain for a given CPRI unit

### 3.2.4.4 Enumeration Type Documentation

**3.2.4.4.1 enum cpri\_group\_t**

Enumeration of CPRI groups.

**3.2.4.4.2 enum cpri\_link\_rate\_t**

Enumeration of CPRI available link rates.

### 3.2.4.5 Function Documentation

**3.2.4.5.1 cpri\_num\_t cpriPairNumGet ( cpri\_num\_t *cpri\_num* )**

get CPRI pair for a specific CPRI unit.

Parameters

in	<i>cpri_num</i>	- cpri CPRI block number.
----	-----------------	---------------------------

Returns

*cpri\_num\_t* - number of pair cpri module

**3.2.4.5.2 double cpriSerdesDelaysCalculate ( cpri\_num\_t *cpri\_num* )**

calculate CPRI serdes delays

Parameters

in	<i>cpri_num</i>	- number of cpri module
----	-----------------	-------------------------

Returns

double - value of serdes delay (in seconds)

### 3.2.4.5.3 os\_status cpriArchStatisticsSet( )

activates statistics measurement in device timers

Returns

os\_status - OS status

### 3.2.4.5.4 os\_status cpriPowerGating( bool powerDown )

Provides a mechanism for gating clocks to all CPRI

Parameters

in	<i>powerDown</i>	- If set to TRUE, will disable CPRI If set to False, will power up CPRI
----	------------------	---

Returns

os\_status - OS status

## 3.3 sRIO Module API

### 3.3.1 Overview

sRIO runtime API

sRIO initialize.

### Modules

- [sRIO initialization](#)
- [sRIO runtime](#)

### 3.3.2 sRIO initialization

#### 3.3.2.1 Overview

sRIO initialization API.

## sRIO Module API

### Data Structures

- struct `srio_init_params_t`
- struct `srio_sys_init_param_t`

### Macros

- #define `SRIO_DEFAULT_HOST_ID` 0
- #define `SRIO_ACCEPT_ALL` 0x00000001

### Functions

- os\_status `initSrioSystem` (void \*device\_handle)
- os\_status `srioInitialize` (struct `srio_init_params_s` \*init\_params, unsigned int num\_devices, uint32\_t max\_num\_srio\_devices, `ocn_dma_id_t` ocn\_dma\_id\_to\_use, bool initiateSrio)
- os\_status `srioDevicesInitialize` (`srio_port_id_t` srio\_port, uint16\_t num\_devices, `os_mem_type` heap)
- os\_status `srioDeviceAdd` (`srio_device_t` \*device)
- os\_status `srioRecover` (`srio_port_id_t` port\_num)
- uint16\_t `srioAlternateIdSet` (`srio_port_id_t` port\_num, uint16\_t alternate\_id)
- void `srioAlternateIdDisable` (`srio_port_id_t` port\_num)
- uint32\_t `srioAcceptAllConfigure` (`srio_port_id_t` port\_num, uint32\_t accept)

#### 3.3.2.2 Data Structure Documentation

##### 3.3.2.2.1 struct `srio_init_params_t`

Initialization structure of SRIO.

#### Data Fields

- unsigned int `num_ports`
- `ocn_dma_id_t` `ocn_dma_to_use`

##### 3.3.2.2.1.1 Field Documentation

###### 3.3.2.2.1.1.1 `unsigned int srio_init_params_t::num_ports`

Number of ports to initialize, equals number of element in init\_ports[].

###### 3.3.2.2.1.1.2 `ocn_dma_id_t srio_init_params_t::ocn_dma_to_use`

Which OCean DMA to use for enumeration process at system initiation.

##### 3.3.2.2.2 struct `srio_sys_init_param_t`

SRIO system initiation structure.

## Data Fields

- `srio_port_id_t port_num`
- `srio_connectivity_t srio_connectivity`
- bool `enumerate`

### 3.3.2.2.2.1 Field Documentation

#### 3.3.2.2.2.1.1 `srio_port_id_t srio_sys_init_param_t::port_num`

Port num to enumerate.

#### 3.3.2.2.2.1.2 `srio_connectivity_t srio_sys_init_param_t::srio_connectivity`

Connectivity mode in SerDes.

#### 3.3.2.2.2.1.3 `bool srio_sys_init_param_t::enumerate`

Will be set to 1 if enumeration is to take place, 0 if not.

## 3.3.2.3 Macro Definition Documentation

### 3.3.2.3.1 `#define SRIO_DEFAULT_HOST_ID 0`

sRIO Default Host ID

### 3.3.2.3.2 `#define SRIO_ACCEPT_ALL 0x00000001`

Accept all.

## 3.3.2.4 Function Documentation

### 3.3.2.4.1 `os_status initSrioSystem ( void * device_handle )`

Scan or discover the SRIO system.

Parameters

<code>device_handle</code>	- pointer to <code>srio_sys_init_param_t</code> structure
----------------------------	---

Returns

OS status

## sRIO Module API

**3.3.2.4.2 os\_status srioinititalize ( struct srio\_init\_params\_s \* *init\_params*, unsigned int *num\_devices*, uint32\_t *max\_num\_srio\_devices*, ocn\_dma\_id\_t *ocn\_dma\_id\_to\_use*, bool *initiateSrio* )**

Basic sRIO initializations.

Parameters

<i>init_params</i>	- a pointer to srio_init_params_s structure
<i>num_devices</i>	- Number of available sRIO ports
<i>max_num_srio_devices</i>	- Maximum number of connected sRIO devices in the system
<i>ocn_dma_id_to_use</i>	- OCean DMA id to use for sRIO system initiation
<i>initiateSrio</i>	- true if SmartDSP is owner of sRIO initiation

**3.3.2.4.3 os\_status srioDevicesInitialize ( srio\_port\_id\_t *srio\_port*, uint16\_t *num\_devices*, os\_mem\_type *heap* )**

Allocate memory for sRIO device management.

Parameters

in	<i>srio_port</i>	- Lynx PHY port number
in	<i>num_devices</i>	- number of devices to allocate.
in	<i>heap</i>	- must be shared and non catchable.

Returns

OS status.

**3.3.2.4.4 os\_status srioDeviceAdd ( srio\_device\_t \* *device* )**

Add a device to sRIO device management.

Parameters

in	<i>device</i>	- pointer to a device structure.
----	---------------	----------------------------------

Returns

OS status.

### **3.3.2.4.5 os\_status srioRecover ( srio\_port\_id\_t *port\_num* )**

Recover from an error on the port num

Parameters

in	<i>port_num</i>	- Lynx PHY port number to recover
----	-----------------	-----------------------------------

Returns

OS Status

### **3.3.2.4.6 uint16\_t srioAlternateIdSet ( srio\_port\_id\_t *port\_num*, uint16\_t *alternate\_id* )**

Configures an alternate ID for this port.

Parameters

in	<i>port_num</i>	- Lynx PHY port number
in	<i>alternate_id</i>	- Alternate ID

Returns

Previous alternate ID.

### **3.3.2.4.7 void srioAlternateIdDisable ( srio\_port\_id\_t *port\_num* )**

Disable an alternate ID for this port.

## sRIO Module API

Parameters

in	<i>port_num</i>	- Lynx PHY port number
----	-----------------	------------------------

### 3.3.2.4.8 uint32\_t srioAcceptAllConfigure ( srio\_port\_id\_t *port\_num*, uint32\_t *accept* )

Allows the port to accept inputs to any device ID.

Parameters

in	<i>port_num</i>	- Lynx PHY port number
in	<i>accept</i>	- SRIO_ACCEPT_ALL or 0

Returns

Current status of accept all

## 3.3.3 sRIO runtime

### 3.3.3.1 Overview

sRIO runtime API.

### Data Structures

- struct [srio\\_device\\_t](#)
- struct [srio\\_in\\_win\\_config\\_t](#)
- struct [srio\\_out\\_win\\_config\\_t](#)
- struct [srio\\_maint\\_win\\_config\\_t](#)

### Macros

- #define [SRIO\\_ATMU\\_DEFAULT\\_WINDOW](#) 0
- #define [SRIO\\_LCFBA\\_ADDRESS](#) 0x3FF000000ULL
- #define [SRIO\\_LCF\\_ATMU\\_OUT\\_WIN\\_SIZE](#) [SRIO\\_ATMU\\_OUT\\_WIN\\_1M](#)
- #define [srioGetID\(\)](#) (*g\_srio\_id* + 0) /\* The + prevents usage as lvalue \*/
- #define [srioGetAnyID\(\)](#) (*g\_srio\_any\_id* + 0) /\* The + prevents usage as lvalue \*/
- #define [srioIsSmallSystem\(\)](#) (*g\_srio\_small\_system* == [TRUE](#))

### Typedefs

- typedef uint16\_t [srio\\_dev\\_id\\_t](#)

## Enumerations

- enum `srio_flow_level_t` { `LOW_FLOW_LEVEL` = 0x00000000, `MEDIUM_FLOW_LEVEL` = 0x04000000, `HIGH_FLOW_LEVEL` = 0x08000000 }
- enum `srio_port_id_t`
- enum `srio_connectivity_t` { `DISABLE_LB`, `DIGITAL_LB`, `EXTERNAL_LB` }
- enum `srio_write_type_t`
- enum `srio_in_target_interface_t`
- enum `srio_atmu_in_win_sz_t` {
   
`SRIO_ATMU_IN_WIN_LAST` = 0x0, `SRIO_ATMU_IN_WIN_4K` = 0xB, `SRIO_ATMU_IN_WIN_8K` = 0xC,
   
`SRIO_ATMU_IN_WIN_16K` = 0xD, `SRIO_ATMU_IN_WIN_32K` = 0xE, `SRIO_ATMU_IN_WIN_64K` = 0xF,
   
`SRIO_ATMU_IN_WIN_128K` = 0x10, `SRIO_ATMU_IN_WIN_256K` = 0x11, `SRIO_ATMU_IN_WIN_512K` = 0x12,
   
`SRIO_ATMU_IN_WIN_1M` = 0x13, `SRIO_ATMU_IN_WIN_2M` = 0x14, `SRIO_ATMU_IN_WIN_4M` = 0x15,
   
`SRIO_ATMU_IN_WIN_8M` = 0x16, `SRIO_ATMU_IN_WIN_16M` = 0x17, `SRIO_ATMU_IN_WIN_32M` = 0x18,
   
`SRIO_ATMU_IN_WIN_64M` = 0x19, `SRIO_ATMU_IN_WIN_128M` = 0x1A, `SRIO_ATMU_IN_WIN_256M` = 0x1B,
   
`SRIO_ATMU_IN_WIN_512M` = 0x1C, `SRIO_ATMU_IN_WIN_1G` = 0x1D, `SRIO_ATMU_IN_WIN_2G` = 0x1E,
   
`SRIO_ATMU_IN_WIN_4G` = 0x1F, `SRIO_ATMU_IN_WIN_8G` = 0x20, `SRIO_ATMU_IN_WIN_16G` = 0x21 }
- enum `srio_atmu_out_win_sz_t` {
   
`SRIO_ATMU_OUT_WIN_LAST` = 0x0, `SRIO_ATMU_OUT_WIN_4K` = 0xB, `SRIO_ATMU_OUT_WIN_8K` = 0xC,
   
`SRIO_ATMU_OUT_WIN_16K` = 0xD, `SRIO_ATMU_OUT_WIN_32K` = 0xE, `SRIO_ATMU_OUT_WIN_64K` = 0xF,
   
`SRIO_ATMU_OUT_WIN_128K` = 0x10, `SRIO_ATMU_OUT_WIN_256K` = 0x11, `SRIO_ATMU_OUT_WIN_512K` = 0x12,
   
`SRIO_ATMU_OUT_WIN_1M` = 0x13, `SRIO_ATMU_OUT_WIN_2M` = 0x14, `SRIO_ATMU_OUT_WIN_4M` = 0x15,
   
`SRIO_ATMU_OUT_WIN_8M` = 0x16, `SRIO_ATMU_OUT_WIN_16M` = 0x17, `SRIO_ATMU_OUT_WIN_32M` = 0x18,
   
`SRIO_ATMU_OUT_WIN_64M` = 0x19, `SRIO_ATMU_OUT_WIN_128M` = 0x1A, `SRIO_ATMU_OUT_WIN_256M` = 0x1B,
   
`SRIO_ATMU_OUT_WIN_512M` = 0x1C, `SRIO_ATMU_OUT_WIN_1G` = 0x1D, `SRIO_ATMU_OUT_WIN_2G` = 0x1E,
   
`SRIO_ATMU_OUT_WIN_4G` = 0x1F, `SRIO_ATMU_OUT_WIN_8G` = 0x20, `SRIO_ATMU_OUT_WIN_16G` = 0x21,
   
`SRIO_ATMU_OUT_WIN_32G` = 0x22, `SRIO_ATMU_OUT_WIN_64G` = 0x23 }
- enum `srio_traffic_management_t` { `TM_MODE_DISABLE`, `TM_MODE_BASIC` }

## sRIO Module API

### Functions

- void `srioOutboundWindowFree (srio_port_id_t port_num, uint32_t win_num)`
- os\_status `srioOutboundWindowFind (srio_port_id_t port_num, uint32_t *win_num)`
- void `srioOutboundWindowEnable (srio_port_id_t port_num, uint32_t win_num)`
- void `srioOutboundWindowDisable (srio_port_id_t port_num, uint32_t win_num)`
- os\_status `srioOutboundWindowOpen (srio_port_id_t port_num, srio_out_win_config_t *srio_out_win_config)`
- os\_status `srioInboundWindowFind (srio_port_id_t port_num, uint32_t *win_num)`
- void `srioInboundWindowFree (srio_port_id_t port_num, uint32_t win_num)`
- void `srioInboundWindowEnable (srio_port_id_t port_num, uint32_t win_num)`
- void `srioInboundWindowDisable (srio_port_id_t port_num, uint32_t win_num)`
- os\_status `srioInboundWindowOpen (srio_port_id_t port_num, srio_in_win_config_t *srio_in_win_config)`
- os\_status `srioMaintenanceAccess (os_dma_handle dma, uint32_t atm_u_wid, srio_port_id_t port_num, uint64_t data, uint32_t offset, uint32_t access, uint32_t ch, int mode)`
- os\_status `srioMaintenanceTargetSet (srio_port_id_t port_num, uint32_t atm_u_wid, srio_dev_id_t target_id, uint8_t hop_count, uint32_t offset)`
- void `srioMaintenanceAtmuFree (srio_port_id_t port_num, uint32_t atm_u_wid)`
- os\_status `srioMaintenanceAtmuOpen (srio_port_id_t port_num, srio_maint_win_config_t *srio_main_wid_config)`
- os\_status `srioTrafficManagementSupport (srio_traffic_management_t tm_mode)`
- os\_status `srioDeviceIdGetByAttr (srio_device_t *device)`
- void `srioDeviceGetByIndex (srio_device_t **device, srio_port_id_t srio_port, uint16_t index)`
- void `srioDeviceGetById (srio_device_t **device, srio_port_id_t srio_port, srio_dev_id_t dev_id)`
- uint16\_t `srioNumDiscoverdDevicesGet ()`
- void `srioClearPortErrors (srio_port_id_t port)`

### 3.3.3.2 Data Structure Documentation

#### 3.3.3.2.1 struct srio\_device\_t

sRIO device information structure.

##### Data Fields

- uint16\_t `dev_id`
- uint16\_t `hop_count`
- uint16\_t `switch_port_num`
- `srio_port_id_t srio_port_num`

##### 3.3.3.2.1.1 Field Documentation

###### 3.3.3.2.1.1.1 uint16\_t srio\_device\_t::dev\_id

Device ID on sRIO.

###### 3.3.3.2.1.1.2 uint16\_t srio\_device\_t::hop\_count

Hop count to device.

### 3.3.3.2.1.1.3 `uint16_t srio_device_t::switch_port_num`

Port number on which it is connected to switch at hop\_count-1.

### 3.3.3.2.1.1.4 `srio_port_id_t srio_device_t::srio_port_num`

sRIO Port number on which it is connected to DSP

## 3.3.3.2.2 `struct srio_in_win_config_t`

Inbound window configuration.

Default window - only protect is considered. Non default windows are enabled if configured.

### Data Fields

- `unsigned int win_num`
- `uint64_t base`
- `uint64_t translation`
- `bool snoop_enable`
- `srio_atmu_in_win_sz_t win_size`
- `srio_in_target_interface_t target_interface`

### 3.3.3.2.2.1 Field Documentation

#### 3.3.3.2.2.1.1 `unsigned int srio_in_win_config_t::win_num`

Inbound ATMU window number.

#### 3.3.3.2.2.1.2 `uint64_t srio_in_win_config_t::base`

34 bit RapidIO address

#### 3.3.3.2.2.1.3 `uint64_t srio_in_win_config_t::translation`

36 bit OCean address.

#### 3.3.3.2.2.1.4 `bool srio_in_win_config_t::snoop_enable`

snoop local processor

#### 3.3.3.2.2.1.5 `srio_atmu_in_win_sz_t srio_in_win_config_t::win_size`

Inbound ATMU window size.

#### 3.3.3.2.2.1.6 `srio_in_target_interface_t srio_in_win_config_t::target_interface`

Inbound ATMU target interface.

## sRIO Module API

### 3.3.3.2.3 **struct srio\_out\_win\_config\_t**

Outbound window configuration.

Windows are opened disabled, and need to be enabled before use and disabled before free.

Warning

For window 0 - Base is not considered.

#### Data Fields

- `unsigned int win_num`
- `uint16_t srio_id`
- `uint64_t base`
- `uint64_t translation`
- `srio_atmu_out_win_sz_t win_size`
- `srio_flow_level_t srio_flow_level`
- `srio_write_type_t srio_write_access_type`

### 3.3.3.2.3.1 Field Documentation

#### 3.3.3.2.3.1.1 **unsigned int srio\_out\_win\_config\_t::win\_num**

Window number.

#### 3.3.3.2.3.1.2 **uint16\_t srio\_out\_win\_config\_t::srio\_id**

Device ID towards which to direct the flow.

#### 3.3.3.2.3.1.3 **uint64\_t srio\_out\_win\_config\_t::base**

36 bit Ocean address.

#### 3.3.3.2.3.1.4 **uint64\_t srio\_out\_win\_config\_t::translation**

34 bit RapidIO address

#### 3.3.3.2.3.1.5 **srio\_atmu\_out\_win\_sz\_t srio\_out\_win\_config\_t::win\_size**

Window size.

#### 3.3.3.2.3.1.6 **srio\_flow\_level\_t srio\_out\_win\_config\_t::srio\_flow\_level**

Priority level.

#### 3.3.3.2.3.1.7 **srio\_write\_type\_t srio\_out\_win\_config\_t::srio\_write\_access\_type**

Access type on RapidIO.

### 3.3.3.2.4 `struct srio_maint_win_config_t`

Maintenance window configuration.

#### Data Fields

- `uint32_t win_num`
- `os_phys_ptr base`
- `srio_atmu_out_win_sz_t win_size`
- `srio_dev_id_t srio_id`
- `uint8_t hop_count`
- `uint32_t offset`

#### 3.3.3.2.4.1 Field Documentation

##### 3.3.3.2.4.1.1 `uint32_t srio_maint_win_config_t::win_num`

Window number.

##### 3.3.3.2.4.1.2 `os_phys_ptr srio_maint_win_config_t::base`

36 bit OCean address

##### 3.3.3.2.4.1.3 `srio_atmu_out_win_sz_t srio_maint_win_config_t::win_size`

Window size.

##### 3.3.3.2.4.1.4 `srio_dev_id_t srio_maint_win_config_t::srio_id`

Device ID towards which to direct the flow.

##### 3.3.3.2.4.1.5 `uint8_t srio_maint_win_config_t::hop_count`

Hop count to target device.

##### 3.3.3.2.4.1.6 `uint32_t srio_maint_win_config_t::offset`

Target Register offset from RapidIO configuration space.

### 3.3.3.3 Macro Definition Documentation

#### 3.3.3.3.1 `#define SRIO_ATMU_DEFAULT_WINDOW 0`

ATMU window at index 0 is the default in/out ATMU window.

#### 3.3.3.3.2 `#define SRIO_LCFBA_ADDRESS 0x3FF000000ULL`

Local Configuration Space (LCS) 34 bit RapidIO base address.

## sRIO Module API

### 3.3.3.3.3 **#define SRIO\_LCF\_ATMU\_OUT\_WIN\_SIZE SRIO\_ATMU\_OUT\_WIN\_1M**

Local Configuration Space (LCS) outband window size.

### 3.3.3.3.4 **#define srioGetID( ) (g\_srio\_id + 0) /\* The + prevents usage as lvalue \*/**

Returns the current sRIO device ID.

Returns

Device ID

### 3.3.3.3.5 **#define srioGetAnyID( ) (g\_srio\_any\_id + 0) /\* The + prevents usage as lvalue \*/**

Returns the sRIO device ID for an unidentified device.

Returns

Unidentified Device ID

### 3.3.3.3.6 **#define sriolsSmallSystem( ) (g\_srio\_small\_system == TRUE)**

Returns TRUE if system is small (8 bit ID).

## 3.3.3.4 Typedef Documentation

### 3.3.3.4.1 **typedef uint16\_t srio\_dev\_id\_t**

sRIO device ID type

## 3.3.3.5 Enumeration Type Documentation

### 3.3.3.5.1 **enum srio\_flow\_level\_t**

ATMU transaction flow levels (priority)

Warning

Errata A-006729 (for Rev1 only): Constrain inbound, non-posted requests targeting main memory to use priority 0 only. Inbound, posted requests (NWrite, SWrite) may use priority 0, 1, or 2. Constrain outbound RMan descriptor FLOWLVL to  $\geq 2$ , so RMan transmit packet priorities are  $\geq 1$ . Inbound requests targeting RMan may use priority 0, 1, or 2.

Enumerator

***LOW\_FLOW\_LEVEL*** Low priority flow level.

***MEDIUM\_FLOW\_LEVEL*** Medium priority flow level.

***HIGH\_FLOW\_LEVEL*** High priority flow level.

### **3.3.3.5.2 enum srio\_port\_id\_t**

sRIO port numbers

### **3.3.3.5.3 enum srio\_connectivity\_t**

sRIO loopback modes

Enumerator

***DISABLE\_LB*** No loopback - standard system.

***DIGITAL\_LB*** Digital internal loopback.

***EXTERNAL\_LB*** External loopback.

### **3.3.3.5.4 enum srio\_write\_type\_t**

ATMU outbound write types.

### **3.3.3.5.5 enum srio\_in\_target\_interface\_t**

ATMU inbound target ports.

### **3.3.3.5.6 enum srio\_atmu\_in\_win\_sz\_t**

ATMU inbound window sizes.

Enumerator

***SARIO\_ATMU\_IN\_WIN\_LAST*** Used for indicating last configuration.

***SARIO\_ATMU\_IN\_WIN\_4K*** sRIO inbound ATMU window size - 4KB

**sRIO Module API**

***SRIO\_ATMU\_IN\_WIN\_8K*** sRIO inbound ATMU window size - 8KB  
***SRIO\_ATMU\_IN\_WIN\_16K*** sRIO inbound ATMU window size - 16KB  
***SRIO\_ATMU\_IN\_WIN\_32K*** sRIO inbound ATMU window size - 32KB  
***SRIO\_ATMU\_IN\_WIN\_64K*** sRIO inbound ATMU window size - 64KB  
***SRIO\_ATMU\_IN\_WIN\_128K*** sRIO inbound ATMU window size - 128KB  
***SRIO\_ATMU\_IN\_WIN\_256K*** sRIO inbound ATMU window size - 256KB  
***SRIO\_ATMU\_IN\_WIN\_512K*** sRIO inbound ATMU window size - 512KB  
***SRIO\_ATMU\_IN\_WIN\_1M*** sRIO inbound ATMU window size - 1MB  
***SRIO\_ATMU\_IN\_WIN\_2M*** sRIO inbound ATMU window size - 2MB  
***SRIO\_ATMU\_IN\_WIN\_4M*** sRIO inbound ATMU window size - 4MB  
***SRIO\_ATMU\_IN\_WIN\_8M*** sRIO inbound ATMU window size - 8MB  
***SRIO\_ATMU\_IN\_WIN\_16M*** sRIO inbound ATMU window size - 16MB  
***SRIO\_ATMU\_IN\_WIN\_32M*** sRIO inbound ATMU window size - 32MB  
***SRIO\_ATMU\_IN\_WIN\_64M*** sRIO inbound ATMU window size - 64MB  
***SRIO\_ATMU\_IN\_WIN\_128M*** sRIO inbound ATMU window size - 128MB  
***SRIO\_ATMU\_IN\_WIN\_256M*** sRIO inbound ATMU window size - 256MB  
***SRIO\_ATMU\_IN\_WIN\_512M*** sRIO inbound ATMU window size - 512MB  
***SRIO\_ATMU\_IN\_WIN\_1G*** sRIO inbound ATMU window size - 1GB  
***SRIO\_ATMU\_IN\_WIN\_2G*** sRIO inbound ATMU window size - 2GB  
***SRIO\_ATMU\_IN\_WIN\_4G*** sRIO inbound ATMU window size - 4GB  
***SRIO\_ATMU\_IN\_WIN\_8G*** sRIO inbound ATMU window size - 8GB  
***SRIO\_ATMU\_IN\_WIN\_16G*** sRIO inbound ATMU window size - 16GB

**3.3.3.5.7 enum srio\_atmu\_out\_win\_sz\_t**

ATMU outbound window sizes.

Enumerator

***SRIO\_ATMU\_OUT\_WIN\_LAST*** Used for indicating last configuration.  
***SRIO\_ATMU\_OUT\_WIN\_4K*** sRIO outbound ATMU window size - 4KB  
***SRIO\_ATMU\_OUT\_WIN\_8K*** sRIO outbound ATMU window size - 8KB  
***SRIO\_ATMU\_OUT\_WIN\_16K*** sRIO outbound ATMU window size - 16KB  
***SRIO\_ATMU\_OUT\_WIN\_32K*** sRIO outbound ATMU window size - 32KB  
***SRIO\_ATMU\_OUT\_WIN\_64K*** sRIO outbound ATMU window size - 64KB  
***SRIO\_ATMU\_OUT\_WIN\_128K*** sRIO outbound ATMU window size - 128KB  
***SRIO\_ATMU\_OUT\_WIN\_256K*** sRIO outbound ATMU window size - 256KB  
***SRIO\_ATMU\_OUT\_WIN\_512K*** sRIO outbound ATMU window size - 512KB  
***SRIO\_ATMU\_OUT\_WIN\_1M*** sRIO outbound ATMU window size - 1MB  
***SRIO\_ATMU\_OUT\_WIN\_2M*** sRIO outbound ATMU window size - 2MB  
***SRIO\_ATMU\_OUT\_WIN\_4M*** sRIO outbound ATMU window size - 4MB  
***SRIO\_ATMU\_OUT\_WIN\_8M*** sRIO outbound ATMU window size - 8MB  
***SRIO\_ATMU\_OUT\_WIN\_16M*** sRIO outbound ATMU window size - 16MB  
***SRIO\_ATMU\_OUT\_WIN\_32M*** sRIO outbound ATMU window size - 32MB

***SRIO\_ATMU\_OUT\_WIN\_64M*** sRIO outbound ATMU window size - 64MB  
***SRIO\_ATMU\_OUT\_WIN\_128M*** sRIO outbound ATMU window size - 128MB  
***SRIO\_ATMU\_OUT\_WIN\_256M*** sRIO outbound ATMU window size - 256MB  
***SRIO\_ATMU\_OUT\_WIN\_512M*** sRIO outbound ATMU window size - 512MB  
***SRIO\_ATMU\_OUT\_WIN\_1G*** sRIO outbound ATMU window size - 1GB  
***SRIO\_ATMU\_OUT\_WIN\_2G*** sRIO outbound ATMU window size - 2GB  
***SRIO\_ATMU\_OUT\_WIN\_4G*** sRIO outbound ATMU window size - 4GB  
***SRIO\_ATMU\_OUT\_WIN\_8G*** sRIO outbound ATMU window size - 8GB  
***SRIO\_ATMU\_OUT\_WIN\_16G*** sRIO outbound ATMU window size - 16GB  
***SRIO\_ATMU\_OUT\_WIN\_32G*** sRIO outbound ATMU window size - 32GB (requires flat address space)  
***SRIO\_ATMU\_OUT\_WIN\_64G*** sRIO outbound ATMU window size - 64GB (requires flat address space)

### 3.3.3.5.8 enum srio\_traffic\_management\_t

RapidIO Traffic Management Mode.

Enumerator

***TM\_MODE\_DISABLE*** Traffic Management Disabled.  
***TM\_MODE\_BASIC*** Traffic Management Enabled (basic)

### 3.3.3.6 Function Documentation

#### 3.3.3.6.1 void srioOutboundWindowFree ( *srio\_port\_id\_t port\_num, uint32\_t win\_num* )

Free outbound ATMU window.

Parameters

<i>in</i>	<i>port_num</i>	- sRIO port number to find window on.
<i>in</i>	<i>win_num</i>	- outband ATMU Window number

Warning

Don't call on SRIO\_MAINTENANCE\_ATMU\_OUT\_WIN until after maintenance accesses are finished being generated.

#### 3.3.3.6.2 os\_status srioOutboundWindowFind ( *srio\_port\_id\_t port\_num, uint32\_t \* win\_num* )

Get a free outbound ATMU window.

## sRIO Module API

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
out	<i>win_num</i>	- Window number.

Returns

OS Status

### 3.3.3.6.3 void srioOutboundWindowEnable ( srio\_port\_id\_t *port\_num*, uint32\_t *win\_num* )

Enable outbound ATMU window.

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
in	<i>win_num</i>	- Window number.

### 3.3.3.6.4 void srioOutboundWindowDisable ( srio\_port\_id\_t *port\_num*, uint32\_t *win\_num* )

Disable outbound ATMU window.

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
in	<i>win_num</i>	- Window number.

### 3.3.3.6.5 os\_status srioOutboundWindowOpen ( srio\_port\_id\_t *port\_num*, srio\_out\_win\_config\_t \* *srio\_out\_win\_config* )

Configure an outbound ATMU window.

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
in	<i>srio_out_win_config</i>	- Window configuration.

Returns

OS Status

**3.3.3.6.6 os\_status srioInboundWindowFind ( srio\_port\_id\_t *port\_num*, uint32\_t \* *win\_num* )**

Get a free inbound ATMU window.

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
out	<i>win_num</i>	- Window number

Returns

OS Status

**3.3.3.6.7 void srioInboundWindowFree ( srio\_port\_id\_t *port\_num*, uint32\_t *win\_num* )**

Free an inbound ATMU window.

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
in	<i>win_num</i>	- Window number

**3.3.3.6.8 void srioInboundWindowEnable ( srio\_port\_id\_t *port\_num*, uint32\_t *win\_num* )**

Enable inbound ATMU window.

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
in	<i>win_num</i>	- Window number

**3.3.3.6.9 void srioInboundWindowDisable ( srio\_port\_id\_t *port\_num*, uint32\_t *win\_num* )**

Disable inbound ATMU window.

## sRIO Module API

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
in	<i>win_num</i>	- Window number

### 3.3.3.6.10 **os\_status srioInboundWindowOpen ( srio\_port\_id\_t *port\_num*, srio\_in\_win\_config\_t \* *srio\_in\_win\_config* )**

Configure an inbound ATMU window.

Parameters

in	<i>port_num</i>	- sRIO port number to find window on.
in	<i>srio_in_win_config</i>	- Window configuration

Returns

OS Status

### 3.3.3.6.11 **os\_status srioMaintenanceAccess ( os\_dma\_handle *dma*, uint32\_t *atmu\_win\_id*, srio\_port\_id\_t *port\_num*, uint64\_t *data*, uint32\_t *offset*, uint32\_t *access*, uint32\_t *ch*, int *mode* )**

Generate sRIO maintenance access.

Parameters

in	<i>dma</i>	- Pointer to OCean DMA (returned by ocnDmaDeviceOpen())
in	<i>atmu_win_id</i>	- Outband window number
in	<i>port_num</i>	- sRIO port number
in	<i>data</i>	- Address for the maintenance access to write/read to/from
in	<i>offset</i>	- Offset of register in CSR to access
in	<i>access</i>	- size of maintenance transaction
in	<i>ch</i>	- OCean DMA channel to use
in	<i>mode</i>	- Set to OCN_DMA_WRITE or OCN_DMA_READ

Returns

OS Status.

**3.3.3.6.12 os\_status srioMaintenanceTargetSet ( srio\_port\_id\_t *port\_num*, uint32\_t *atmu\_win\_id*, srio\_dev\_id\_t *target\_id*, uint8\_t *hop\_count*, uint32\_t *offset* )**

Modify the setting of a given maintenance ATMU windows.

Parameters

in	<i>port_num</i>	- sRIO port number
in	<i>atmu_win_id</i>	- sRIO outband ATMU window number
in	<i>target_id</i>	- sRIO device ID to access with maintenance
in	<i>hop_count</i>	- Hop count to sRIO device
in	<i>offset</i>	- Configuration address

Returns

OS Status.

**3.3.3.6.13 void srioMaintenanceAtmuFree ( srio\_port\_id\_t *port\_num*, uint32\_t *atmu\_win\_id* )**

Free the ATMU windows allocated by [srioMaintenanceAtmuOpen\(\)](#)

Parameters

in	<i>port_num</i>	- sRIO port number to close maintenance ATMU windows
in	<i>atmu_win_id</i>	- sRIO outband ATMU window number

Returns

OS Status.

**3.3.3.6.14 os\_status srioMaintenanceAtmuOpen ( srio\_port\_id\_t *port\_num*, srio\_maint\_win\_config\_t \* *srio\_main\_win\_config* )**

Open sRIO maintenance ATMU window. The size of the ATMU window will be 64KB.

## sRIO Module API

Parameters

in	<i>port_num</i>	- sRIO port number.
in	<i>srio_main_&lt;win_config&gt;</i>	- sRIO maintenance configuration structure

Returns

OS Status.

### 3.3.3.6.15 os\_status srioTrafficManagementSupport ( **srio\_traffic\_management\_t tm\_mode** )

Modify the setting of the traffic management support for all ports

Parameters

in	<i>tm_mode</i>	- traffic management mode
----	----------------	---------------------------

Returns

OS Status.

### 3.3.3.6.16 os\_status srioDeviceIdGetByAttr ( **srio\_device\_t \* device** )

Return a sRIO device by its attributes.

Parameters

<i>device</i>	- (in/out) device structure with attributes other than dev_id.
---------------	--

Returns

OS status.

### 3.3.3.6.17 void srioDeviceGetByIndex ( **srio\_device\_t \*\* device, srio\_port\_id\_t srio\_port, uint16\_t index** )

Return a sRIO device by its index in the manager.

Parameters

in	<i>index</i>	- Index of the requested sRIO device.
in	<i>srio_port</i>	- sRIO port number.
out	<i>device</i>	- Pointer to a device structure.

**3.3.3.6.18 void srioDeviceGetById ( *srio\_device\_t* \*\* *device*, *srio\_port\_id\_t* *srio\_port*, *srio\_dev\_id\_t* *dev\_id* )**

Return a sRIO device by its device id.

Parameters

in	<i>dev_id</i>	- Device ID of requested sRIO device.
in	<i>srio_port</i>	- sRIO port number.
out	<i>device</i>	- Pointer to a device structure.

**3.3.3.6.19 uint16\_t srioNumDiscoverdDevicesGet ( )**

Returns the number of discovered sRIO.

Returns

Number of discovered devices.

**3.3.3.6.20 void srioClearPortErrors ( *srio\_port\_id\_t* *port* )**

Clears errors on the port

Parameters

in	<i>port</i>	- Lynx PHY port number to recover
----	-------------	-----------------------------------

Returns

OS Status

Warning

Not called by the OS directly. User should call in sRIO error ISR.

## I2C Module API

### 3.4 I2C Module API

#### 3.4.1 Overview

#### Modules

- I2C Initialization
- runtime API
- I2C B4860-specific definitions

#### Macros

- `#define RETRY_DEF 0x1000`
- `#define I2C_TIMEOUT 0xA00`
- `#define I2C_CMD_SCAN_BUS (0x00000100 | CIO_LLD_COMMAND)`
- `#define I2C_CMD_STOP_DEVICE (0x00000200 | CIO_LLD_COMMAND)`
- `#define I2C_CMD_DEVICE_BUSY (0x00000400 | CIO_LLD_COMMAND)`
- `#define I2C_CMD_FREE_STUCK_BUS (0x00000800 | CIO_LLD_COMMAND)`
- `#define I2C_CMD_SET_FREQUENCY_DEVIDER (0x00001000 | CIO_LLD_COMMAND)`
- `#define I2C_CMD_SET_DIGITAL_FILTER_SAMPLING_RATE (0x00002000 | CIO_LLD_COMMAND)`
- `#define I2C_CMD_SET_TIMEOUT (0x00004000 | CIO_LLD_COMMAND)`
- `#define I2C_FREQ_DEF 400`
- `#define I2C_DFSR_DEF 0x10`

#### 3.4.2 Macro Definition Documentation

##### 3.4.2.1 `#define RETRY_DEF 0x1000`

Default number for pending on an interrupt or a status bit.

##### 3.4.2.2 `#define I2C_TIMEOUT 0xA00`

I2C Timeout.

##### 3.4.2.3 `#define I2C_CMD_SCAN_BUS (0x00000100 | CIO_LLD_COMMAND)`

Scan the bus for i2c devices (param: A pointer to `i2c_scan_cmd_params_t` type)

##### 3.4.2.4 `#define I2C_CMD_STOP_DEVICE (0x00000200 | CIO_LLD_COMMAND)`

Stop I2C device (param: NULL)

**3.4.2.5 #define I2C\_CMD\_DEVICE\_BUSY (0x00000400 | CIO\_LLD\_COMMAND)**

Check if the I2C device is busy (param: NULL)

**3.4.2.6 #define I2C\_CMD\_FREE\_STUCK\_BUS (0x00000800 | CIO\_LLD\_COMMAND)**

Free the bus (param:NULL)

**3.4.2.7 #define I2C\_CMD\_SET\_FREQUENCY\_DEVIDER (0x00001000 | CIO\_LLD\_COMMAND)**

Set frequency devider register (param:frequency devider value)

**3.4.2.8 #define I2C\_CMD\_SET\_DIGITAL\_FILTER\_SAMPLING\_RATE (0x00002000 | CIO\_LLD\_COMMAND)**

Set digital filter sampling register (param:digital filter sampling rate value)

**3.4.2.9 #define I2C\_CMD\_SET\_TIMEOUT (0x00004000 | CIO\_LLD\_COMMAND)**

Set the time interval between polling the interrupt bit (param:new timeout to wait)

**3.4.2.10 #define I2C\_FREQ\_DEF 400**

Default frequency in KHZ.

**3.4.2.11 #define I2C\_DFSR\_DEF 0x10**

Default value to digital filter sampling rate.

### 3.4.3 I2C Initialization

#### 3.4.3.1 Overview

I2C initialize routines.

#### Data Structures

- struct [i2c\\_init\\_params\\_t](#)
- struct [i2c\\_open\\_params\\_t](#)

## I2C Module API

### Functions

- os\_status [i2cInitialize](#) ([i2c\\_init\\_params\\_t](#) \*init\_params)

#### 3.4.3.2 Data Structure Documentation

##### 3.4.3.2.1 [struct i2c\\_init\\_params\\_t](#)

I2C parameter structure.

Hold all the parameter that are needed to initialize the I2C; Include parameters that the driver must get from the user, and other parameters that gets default value.

##### Data Fields

- [i2c\\_id\\_t](#) [i2c\\_id](#)
- [uint32\\_t](#) [retry](#)
- [uint16\\_t](#) [frequency](#)
- [uint8\\_t](#) [dfs](#)
- [uint8\\_t](#) [owner\\_core](#)

##### 3.4.3.2.1.1 Field Documentation

###### 3.4.3.2.1.1.1 [i2c\\_id\\_t i2c\\_init\\_params\\_t::i2c\\_id](#)

Base address of I2C memory map.

###### 3.4.3.2.1.1.2 [uint32\\_t i2c\\_init\\_params\\_t::retry](#)

How many times should we retry polling before aborting.

###### 3.4.3.2.1.1.3 [uint16\\_t i2c\\_init\\_params\\_t::frequency](#)

Frequency of SCL of the device (in KHZ)

###### 3.4.3.2.1.1.4 [uint8\\_t i2c\\_init\\_params\\_t::dfs](#)

Digital filter sampling rate.

###### 3.4.3.2.1.1.5 [uint8\\_t i2c\\_init\\_params\\_t::owner\\_core](#)

Core ID which owns this I2C device.

##### 3.4.3.2.2 [struct i2c\\_open\\_params\\_t](#)

I2C Controller opening parameters.

This structure should be used when calling [osCioDeviceOpen\(\)](#) with the I2C device handle.

## Data Fields

- void(\* `error_cb` )(uint32\_t events)

### 3.4.3.2.2.1 Field Documentation

#### 3.4.3.2.2.1.1 `void(* i2c_open_params_t::error_cb)(uint32_t events)`

Callback for handling general errors.

## 3.4.3.3 Function Documentation

#### 3.4.3.3.1 `os_status i2cInitialize( i2c_init_params_t * init_params )`

I2C initialization function.

Parameters

in	<i>init_params</i>	- I2C initialization parameters structure
----	--------------------	---

Return values

<i>OS_SUCCESS</i>	: I2C initialized successfully.
<i>Error</i>	status, encoded in <code>os_error.h</code> , for other errors.

Warning

None.

## 3.4.4 runtime API

### 3.4.4.1 Overview

runtime API definitions.

## Data Structures

- struct `i2c_scan_cmd_params_t`

## Enumerations

- enum `i2c_trans_mode` { `I2C_TX`, `I2C_RX` }
- enum `i2c_next_trans_action` { `I2C_NORMAL`, `I2C_REPEAT_START`, `I2C_SKIP_ADDRESS` }

## I2C Module API

### 3.4.4.2 Data Structure Documentation

#### 3.4.4.2.1 struct i2c\_scan\_cmd\_params\_t

I2C scan command parameter structure.

#### Data Fields

- `uint8_t * addresses`
- `int(* print_func )(const char *,...)`
- `uint8_t start_address`
- `uint8_t end_address`

#### 3.4.4.2.1.1 Field Documentation

##### 3.4.4.2.1.1.1 `uint8_t* i2c_scan_cmd_params_t::addresses`

A buffer to be filled with I2C device addresses in ascending order.

The byte after the last device address will be NULL. Must be at least of size (`end_address - start_address + 1`) or NULL if no filling is desired.

##### 3.4.4.2.1.1.2 `int(* i2c_scan_cmd_params_t::print_func)(const char *,...)`

A printing function.

If no printing is desired, must be NULL

##### 3.4.4.2.1.1.3 `uint8_t i2c_scan_cmd_params_t::start_address`

1st I2C address to scan

##### 3.4.4.2.1.1.4 `uint8_t i2c_scan_cmd_params_t::end_address`

last I2C address to scan

### 3.4.4.3 Enumeration Type Documentation

#### 3.4.4.3.1 enum i2c\_trans\_mode

transaction mode, transmit/receive transaction

Enumerator

*I2C\_TX* Transmit.

*I2C\_RX* Receive.

### 3.4.4.3.2 enum i2c\_next\_trans\_action

Action required at the next transmit/receive transaction.

Enumerator

*I2C\_NORMAL* Regular transaction; STOP at the end, START at the next trans with address phase.

*I2C\_REPEAT\_START* No STOP at the end, START at the next trans with address phase.

*I2C\_SKIP\_ADDRESS* No STOP at the end, no START at the next trans nor address phase.

## 3.4.5 I2C B4860-specific definitions

### 3.4.5.1 Overview

#### Macros

- #define [I2C\\_NUM\\_OF\\_DEVICES](#) 4
- #define [I2C\\_1\\_DEVICE\\_NAME](#) "i2c1"
- #define [I2C\\_2\\_DEVICE\\_NAME](#) "i2c2"
- #define [I2C\\_3\\_DEVICE\\_NAME](#) "i2c3"
- #define [I2C\\_4\\_DEVICE\\_NAME](#) "i2c4"

#### Enumerations

- enum [i2c\\_id\\_t](#)

### 3.4.5.2 Macro Definition Documentation

#### 3.4.5.2.1 #define I2C\_NUM\_OF\_DEVICES 4

Number of I2C devices.

#### 3.4.5.2.2 #define I2C\_1\_DEVICE\_NAME "i2c1"

I2C1 Device Name.

#### 3.4.5.2.3 #define I2C\_2\_DEVICE\_NAME "i2c2"

I2C2 Device Name.

#### 3.4.5.2.4 #define I2C\_3\_DEVICE\_NAME "i2c3"

I2C3 Device Name.

## MAPLE-B3 Module API

### 3.4.5.2.5 #define I2C\_4\_DEVICE\_NAME "i2c4"

I2C4 Device Name.

### 3.4.5.3 Enumeration Type Documentation

#### 3.4.5.3.1 enum i2c\_id\_t

Enumeration of I2C ID's.

## 3.5 MAPLE-B3 Module API

### 3.5.1 Overview

#### Modules

- [Maple API](#)
- [Maple PE Generic API](#)
- [Maple CRCPE API](#)
- [Maple TVPE API](#)
- [Maple FTPE API](#)
- [Maple EQPE API](#)
- [Maple DEPE API](#)
- [Maple PUSCH API](#)
- [Maple PUFFT API](#)
- [Maple PDSCH API](#)
- [Maple TCPE API](#)
- [Maple Trace Events API](#)

### 3.5.2 Maple API

#### 3.5.2.1 Overview

MAPLE device API

#### Modules

- [Maple Initialization](#)
- [Maple Workarounds API](#)

#### MAPLE MMU attributes

- #define [MAPLE\\_MMU\\_REGA\\_SHIFT](#) (0)
- #define [MAPLE\\_MMU\\_REGC\\_SHIFT](#) (16)
- #define [MAPLE\\_MMU\\_REGM\\_SHIFT](#) (32)

- #define MAPLE\_MMU\_ATTR\_FLEX\_SEGMENT MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGA\_SHIFT, 10)
- #define MAPLE\_MMU\_ATTR\_WPERM MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGA\_SHIFT, 1)
- #define MAPLE\_MMU\_ATTR\_RPERM MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGA\_SHIFT, 2)
- #define MAPLE\_MMU\_ATTR\_ENABLE MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGA\_SHIFT, 0)
- #define MAPLE\_MMU\_ATTR\_DID(id) MMU\_ATTR\_FIELD\_SET(MAPLE\_MMU\_REGC\_SHIFT, 8, id)
- #define MAPLE\_MMU\_CHB\_ATTR\_ETYPE MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 5)
- #define MAPLE\_MMU\_CHB\_ATTR\_ENHANCED MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 6)
- #define MAPLE\_MMU\_CHB\_ATTR\_LIODN(attr) MMU\_ATTR\_FIELD\_SET(MAPLE\_MMU\_REGM\_SHIFT, 7, attr)
- #define MAPLE\_MMU\_ATTR\_CACHEABLE MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 21)
- #define MAPLE\_MMU\_ATTR\_GAURDED MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 22)
- #define MAPLE\_MMU\_ATTR\_COHERENT MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 23)
- #define MAPLE\_MMU\_ATTR\_WRITETHROUGH MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 24)
- #define MAPLE\_MMU\_ATTR\_LEAST\_RU MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 25)
- #define MAPLE\_MMU\_ATTR\_L2\_PARTITION\_ID(id) MMU\_ATTR\_FIELD\_SET(MAPLE\_MMU\_REGM\_SHIFT, 26, id)

### 3.5.2.2 Macro Definition Documentation

#### 3.5.2.2.1 #define MAPLE\_MMU\_REGA\_SHIFT (0)

Bit shift of MAPLE MMU REGA in the os\_mmu\_attr.

#### 3.5.2.2.2 #define MAPLE\_MMU\_REGC\_SHIFT (16)

Bit shift of MAPLE MMU REGC in the os\_mmu\_attr.

#### 3.5.2.2.3 #define MAPLE\_MMU\_REGM\_SHIFT (32)

Bit shift of MAPLE MMU REGM in the os\_mmu\_attr.

## MAPLE-B3 Module API

**3.5.2.2.4 #define MAPLE\_MMU\_ATTR\_FLEX\_SEGMENT MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGA\_SHIFT, 10)**

Flexible segment; More flexible size restrictions for small segments.

**3.5.2.2.5 #define MAPLE\_MMU\_ATTR\_WPERM MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGA\_SHIFT, 1)**

Write permitted; If there is no read or write permission and protection is enabled a violation occurs.

**3.5.2.2.6 #define MAPLE\_MMU\_ATTR\_RPERM MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGA\_SHIFT, 2)**

Read permitted; If there is no read or write permission and protection is enabled a violation occurs.

**3.5.2.2.7 #define MAPLE\_MMU\_ATTR\_ENABLE MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGA\_SHIFT, 0)**

Enables to enable mmu segment during segment update.

**3.5.2.2.8 #define MAPLE\_MMU\_ATTR\_DID( *id* ) MMU\_ATTR\_FIELD\_SET(MAPLE\_MMU\_REGC\_SHIFT, 8, *id*)**

Data task ID.

**3.5.2.2.9 #define MAPLE\_MMU\_CHB\_ATTR\_ETYPE MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 5)**

CHB etype attribute.

**3.5.2.2.10 #define MAPLE\_MMU\_CHB\_ATTR\_ENHANCED MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 6)**

CHB enhanced attribute.

**3.5.2.2.11 #define MAPLE\_MMU\_CHB\_ATTR\_LIODN( *attr* ) MMU\_ATTR\_FIELD\_SET(MAPLE\_MMU\_REGM\_SHIFT, 7, *attr*)**

CHB Logical IO Device Number attribute.

**3.5.2.2.12 #define MAPLE\_MMU\_ATTR\_CACHEABLE MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 21)**

This memory segment is cacheable.

**3.5.2.2.13 #define MAPLE\_MMU\_ATTR\_GAURDED MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 22)**

Data Guarded Segment.

**3.5.2.2.14 #define MAPLE\_MMU\_ATTR\_COHERENT MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 23)**

Data Coherent Memory Segment.

**3.5.2.2.15 #define MAPLE\_MMU\_ATTR\_WRITETHROUGH MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 24)**

This memory segment uses the write through policy.

**3.5.2.2.16 #define MAPLE\_MMU\_ATTR\_LEAST\_RU MMU\_ATTR\_BIT\_SET(MAPLE\_MMU\_REGM\_SHIFT, 25)**

This memory segment should be considered as least recently used.

**3.5.2.2.17 #define MAPLE\_MMU\_ATTR\_L2\_PARTITION\_ID( id ) MMU\_ATTR\_FIELD\_SET(MAPLE\_MMU\_REGM\_SHIFT, 26, id)**

KIBO attribute which indicates the L2 memory partitioning ID.

### 3.5.2.3 Maple Initialization

#### 3.5.2.3.1 Overview

MAPLE device initialization API

#### Data Structures

- struct [maple\\_depe\\_wa\\_params\\_t](#)
- struct [maple\\_malloc\\_t](#)
- struct [maple\\_mmu\\_seg\\_t](#)
- struct [maple\\_mmu\\_seg\\_update\\_t](#)
- struct [maple\\_mmu\\_err\\_t](#)

## MAPLE-B3 Module API

- struct `maple_mmu_init_param_t`
- union `maple_version_t`
- struct `maple_open_params_t`
- struct `maple_init_params_t`

### Macros

- #define `MAPLE_B3LW_UCODE` ((void \*)&`maple3lw_code`[0])
- #define `MAPLE_B3W_UCODE` ((void \*)&`maple3w_code`[0])
- #define `MAPLE_B3W_INIT` `maple3w_init`
- #define `MAPLE_B3LW_INIT` `maple3lw_init`
- #define `MAPLE_FLG_DEFAULT` 0

### Enumerations

- enum `maple_pcr_opcodes_t` { ,  
`MAPLE_PARSE_TVPE_BD` = 0x2 , `MAPLE_PARSE_FTPE_2_BD` = 0x5, `MAPLE_PARSE_DEPE_BD` = 0x6 ,  
`MAPLE_PARSE_EQPE_BD` = 0x8, `MAPLE_PARSE_CONVPE_BD` = 0x9, `MAPLE_PARSE_PUSCH_EDF_BD` = 0xa,  
`MAPLE_PARSE_PDSCH_EDF_BD` = 0xb, `MAPLE_PDSCH_EXT_SYM_START` = 0xc , `MAPLE_PUSCH_USER_NEIGHBOR_READY` = 0x14,  
`MAPLE_PDSCH_EXT_SYM_START_1` = 0x20, `MAPLE_PDSCH_EXT_SYM_START_2` = 0x21, `MAPLE_PDSCH_EXT_SYM_START_3` = 0x22,  
`MAPLE_PDSCH_LATE_PARAMS_READY_0` = 0x23, `MAPLE_PDSCH_LATE_PARAMS_READY_1` = 0x24, `MAPLE_PDSCH_LATE_PARAMS_READY_2` = 0x25,  
`MAPLE_PDSCH_LATE_PARAMS_READY_3` = 0x26 }
- enum `maple_dev_id_t` {  
`MAPLE_DEV_ID_NONE` = 0xFF, `MAPLE_LW_ID_0` = 1, `MAPLE_LW_ID_1` = 2,  
`MAPLE_W_ID_2` = 3 }

### Functions

- `INLINE long mapleDirectRead (void *addr, void *data, uint32_t size, uint32_t dev_id, uint32_t param)`
- `INLINE long mapleDirectWrite (void *addr, void *data, uint32_t size, uint32_t dev_id, uint32_t param)`
- `os_status mapleInitialize (struct maple_init_params_s *init_params, unsigned int num_devices)`

### Variables

- `unsigned long int maple3lw_code []`
- `unsigned long int maple3w_code []`

## MAPLE Error Flags indications

- enum {
   
**MAPLE\_MMU\_MULTI\_HIT\_ERR** = 0x00000000, **MAPLE\_MMU\_MISS\_ERR** = 0x00000010,
   
**MAPLE\_MMU\_READ\_ERR** = 0x00000020,
   
**MAPLE\_MMU\_WRITE\_ERR** = 0x00000030
 }
- enum **maple\_pspicer2\_flag\_t** {
   
**MAPLE3LW\_ECC\_TV\_DRE** = 0x80000000, **MAPLE3LW\_ECC\_TV\_NILL** = 0x40000000, **MAPLE3LW\_ECC\_TV\_HARQ** = 0x20000000,
   
**MAPLE3LW\_ECC\_FTPE0** = 0x10000000, **MAPLE3LW\_ECC\_FTPE1** = 0x08000000, **MAPLE3LW\_ECC\_FTPE2** = 0x04000000,
   
**MAPLE3LW\_ECC\_PUPE** = 0x02000000, **MAPLE3LW\_ECC\_PDPE** = 0x01000000, **MAPLE3LW\_ECC\_EQPE** = 0x00800000,
   
**MAPLE3W\_ECC\_FTPE0** = 0x80000000, **MAPLE3W\_ECC\_FTPE1** = 0x40000000, **MAPLE3W\_ECC\_TCPE** = 0x20000000,
   
**MAPLE3W\_ECC\_CRPEULB0** = 0x10000000, **MAPLE3W\_ECC\_CRPEULB1** = 0x08000000,
   
**MAPLE3W\_ECC\_CRPE\_DL** = 0x02000000,
   
**MAPLE\_ECC\_RISC3\_TRACE\_BUFFER** = 0x00008000, **MAPLE\_ECC\_RISC2\_TRACE\_BUFFER** = 0x00004000, **MAPLE\_ECC\_RISC1\_TRACE\_BUFFER** = 0x00002000,
   
**MAPLE\_ECC\_RISC0\_TRACE\_BUFFER** = 0x00001000, **MAPLE\_ECC\_HW\_SCHEDULER\_MEM1** = 0x00000800, **MAPLE\_ECC\_HW\_SCHEDULER\_MEM0** = 0x00000400,
   
**MAPLE\_ECC\_DMA3\_CMD\_MEM1** = 0x00000200, **MAPLE\_ECC\_DMA2\_CMD\_MEM1** = 0x00000100, **MAPLE\_ECC\_DMA1\_CMD\_MEM1** = 0x00000080,
   
**MAPLE\_ECC\_DMA0\_CMD\_MEM1** = 0x00000040, **MAPLE\_ECC\_DMA3\_CMD\_MEM0** = 0x00000020, **MAPLE\_ECC\_DMA2\_CMD\_MEM0** = 0x00000010,
   
**MAPLE\_ECC\_DMA1\_CMD\_MEM0** = 0x00000008, **MAPLE\_ECC\_DMA0\_CMD\_MEM0** = 0x00000004, **MAPLE\_ECC\_DRAM** = 0x00000002,
   
**MAPLE\_ECC\_IRAM** = 0x00000001
 }
- #define **MAPLE\_SYS\_ERR** 0x80000000
- #define **MAPLE\_MMU\_ERR** 0x10000000
- #define **MAPLE\_ECC\_ERR** 0x00010000

## MAPLE Device Control Commands.

- #define **MAPLE\_CMD\_MALLOC** (0x00000300 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_GET\_UCODE\_VERSION** (0x00000400 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_PCR\_ACTIVATE\_WITH\_POLL** (0x00000500 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_PCR\_ACTIVATE\_NO\_POLL** (0x00000600 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_SEGMENT\_FIND** (0x00000700 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_SEGMENT\_UPDATE** (0x00000800 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_SEGMENT\_ENABLE** (0x00000900 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_SEGMENT\_DISABLE** (0x00000A00 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_ENABLE** (0x00000B00 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_DISABLE** (0x00000C00 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_PROTECT\_DISABLE** (0x00000D00 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_PROTECT\_ENABLE** (0x00000E00 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_MMU\_ERROR\_DETECT** (0x00000F00 | COP\_LLD\_COMMAND)

## MAPLE-B3 Module API

- #define **MAPLE\_CMD\_SOFT\_RESET** (0x00001000 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_SET\_TRACE\_EVENTS** (0x00001100 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_CLEAR\_TRACE\_BUFFER** (0x00001200 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_GET\_TRACE\_BUFFER** (0x00001300 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_GET\_TRACE\_BUFFER\_WRITE\_PTR** (0x00001400 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_ACTIVATE\_PDSCH\_ACK\_INT** (0x00001500 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_DISABLE\_ECC\_PROTECTION** (0x00001600 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_ENABLE\_ECC\_PROTECTION** (0x00001700 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_DEPE\_WA** (0x00001800 | COP\_LLD\_COMMAND)
- #define **MAPLE\_CMD\_PRE\_POST\_TASK\_ID** (0x00001900 | COP\_LLD\_COMMAND)

### MAPLE Device Names used for COP registration

- #define **MAPLE\_0\_NAME** "MPL00"
- #define **MAPLE\_1\_NAME** "MPL01"
- #define **MAPLE\_2\_NAME** "MPL02"

### Flags for `maple3lw_dev_init_params_t.mode1`

- enum { **MAPLE\_B3LW\_INIT\_INTERNAL\_AXI\_PE\_ALC** = 0x00000000, **MAPLE\_B3LW\_INIT\_EXTERNAL\_AXI\_PE\_ALC** = 0x10000000 }
- enum { **MAPLE\_B3LW\_INIT\_AXI\_PR\_SCHEME0** = 0x00000000, **MAPLE\_B3LW\_INIT\_AXI\_PR\_SCHEME1** = 0x01000000, **MAPLE\_B3LW\_INIT\_AXI\_PR\_SCHEME2** = 0x02000000 }
- enum **maple\_b3lw\_init\_power\_sch\_pe\_t** {
 **MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_FTPE0** = 2, **MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_FTPE1** = 4, **MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_FTPE2** = 6,
 **MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_TVPE** = 8, **MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_EQPE** = 12 }
- enum **maple\_b3lw\_init\_power\_sch\_t** { **MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_AUTO** = 0, **MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_ON** = 1, **MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_OFF** = 2 }
- INLINE uint32\_t **MAPLE\_B3LW\_INIT\_PEx\_POWER\_SCHEME** (uint8\_t axi\_idx, uint8\_t priority)
- INLINE uint32\_t **MAPLE\_B3LW\_INIT\_AXIx\_DEFAULT\_PRIORITY** (**maple\_b3lw\_init\_power\_sch\_pe\_t** pe, **maple\_b3lw\_init\_power\_sch\_t** pwr\_sch)

### Flags for `maple3lw_dev_init_params_t.mode2`

- enum **maple\_b3lw\_init\_axi\_alloc\_bus\_type\_t** { **MAPLE\_B3LW\_INIT\_AXI\_ALOC\_READ\_BUS** = 0, **MAPLE\_B3LW\_INIT\_AXI\_ALOC\_WRITE\_BUS** = 2 }
- enum **maple\_b3lw\_init\_axi\_alloc\_pe\_t** {
 **MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_TVPE** = 28, **MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_FTPE0** = 24, **MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_FTPE1** = 20,
 **MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_FTPE2** = 16, **MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_EQPE** = 12 }

```

CRC_DEPE = 12, MAPLE_B3LW_INIT_AXI_ALOC_PE_EQPE = 8,
MAPLE_B3LW_INIT_AXI_ALOC_PE_PDSCH = 4, MAPLE_B3LW_INIT_AXI_ALOC_PE_←
PUSCH = 0 }
• enum maple\_b3lw\_init\_axi\_aloc\_t {
    MAPLE_B3LW_INIT_ALOC_AXI0 = 0, MAPLE_B3LW_INIT_ALOC_AXI1 = 1, MAPLE_←
    B3LW_INIT_ALOC_AXI2 = 2,
    MAPLE_B3LW_INIT_ALOC_AXI3 = 3 }
• INLINE uint32\_t MAPLE\_B3LW\_INIT\_AXI\_PE\_ALC\_PARAM (maple\_b3lw\_init\_axi\_aloc\_←
pe\_t pe, maple\_b3lw\_init\_axi\_aloc\_t axi\_aloc, maple\_b3lw\_init\_axi\_aloc\_bus\_type\_t type\)

```

### 3.5.2.3.2 Data Structure Documentation

#### 3.5.2.3.2.1 [struct maple\\_depe\\_wa\\_params\\_t](#)

MAPLEB3 Struct for WA for DEPE ERR007563.

##### Data Fields

- [uint32\\_t bd](#) [16]

##### 3.5.2.3.2.1.1 Field Documentation

###### 3.5.2.3.2.1.2 [uint32\\_t maple\\_depe\\_wa\\_params\\_t::bd\[16\]](#)

BD to write.

#### 3.5.2.3.2.2 [struct maple\\_malloc\\_t](#)

MAPLE Malloc structure - use when calling on [mapleCtrl](#) with [MAPLE\\_CMD\\_MALLOC](#).

##### Data Fields

- [uint32\\_t size](#)
- [void \\*\\* addr](#)
- [uint32\\_t alignment](#)

##### 3.5.2.3.2.2.1 Field Documentation

###### 3.5.2.3.2.2.2 [uint32\\_t maple\\_malloc\\_t::size](#)

Size of memory to allocate.

###### 3.5.2.3.2.2.3 [void\\*\\* maple\\_malloc\\_t::addr](#)

Address allocated.

###### 3.5.2.3.2.2.4 [uint32\\_t maple\\_malloc\\_t::alignment](#)

Alignment requirements.

## MAPLE-B3 Module API

### 3.5.2.3.2.3 **struct maple\_mmu\_seg\_t**

MAPLE MMU segment structure - use for maple MMU initialization.

#### Data Fields

- os\_mmu\_attr [attr](#)
- os\_virt\_ptr [virt\\_addr](#)
- os\_phys\_ptr [phys\\_addr](#)
- uint32\_t [size](#)

#### 3.5.2.3.2.3.1 Field Documentation

##### 3.5.2.3.2.3.2 **os\_mmu\_attr maple\_mmu\_seg\_t::attr**

Maple MMU attributes.

##### 3.5.2.3.2.3.3 **os\_virt\_ptr maple\_mmu\_seg\_t::virt\_addr**

Virtual start address of MMU segment.

##### 3.5.2.3.2.3.4 **os\_phys\_ptr maple\_mmu\_seg\_t::phys\_addr**

Physical start address of MMU segment.

##### 3.5.2.3.2.3.5 **uint32\_t maple\_mmu\_seg\_t::size**

Size of the segment; size = 0 is saved for 4G segments.

### 3.5.2.3.2.4 **struct maple\_mmu\_seg\_update\_t**

Maple MMU segment update parameters.

#### Data Fields

- os\_mmu\_segment\_handle [descriptor](#)
- [maple\\_mmu\\_seg\\_t attributes](#)

#### 3.5.2.3.2.4.1 Field Documentation

##### 3.5.2.3.2.4.2 **os\_mmu\_segment\_handle maple\_mmu\_seg\_update\_t::descriptor**

Maple MMU descriptor number.

##### 3.5.2.3.2.4.3 **maple\_mmu\_seg\_t maple\_mmu\_seg\_update\_t::attributes**

Maple MMU segment parameters.

### 3.5.2.3.2.5 **struct maple\_mmu\_err\_t**

Maple MMU error detect output parameters.

## Data Fields

- os\_virt\_ptr [err\\_addr](#)
- uint32\_t [err\\_type](#)
- uint32\_t [descriptors](#)
- bool [err\\_event](#)

### 3.5.2.3.2.5.1 Field Documentation

#### 3.5.2.3.2.5.2 os\_virt\_ptr [maple\\_mmu\\_err\\_t::err\\_addr](#)

Violation virtual address.

#### 3.5.2.3.2.5.3 uint32\_t [maple\\_mmu\\_err\\_t::err\\_type](#)

Error type.

Use MAPLE\_MMU\_MULTI\_HIT\_ERR, MAPLE\_MMU\_MISS\_ERR, MAPLE\_MMU\_READ\_ERR, MAPLE\_MMU\_WRITE\_ERR

#### 3.5.2.3.2.5.4 uint32\_t [maple\\_mmu\\_err\\_t::descriptors](#)

Mask of enabled descriptors.

#### 3.5.2.3.2.5.5 bool [maple\\_mmu\\_err\\_t::err\\_event](#)

Indicates on MMU error event.

Set by HW and cleared by mapleSysErrIsr

## 3.5.2.3.2.6 struct [maple\\_mmu\\_init\\_param\\_t](#)

Maple MMU enable parameters; Use it for [MAPLE\\_CMD\\_MMU\\_ENABLE](#).

## Data Fields

- os\_virt\_ptr [trash\\_vaddr](#)
- uint8\_t [steering\\_bits](#)

### 3.5.2.3.2.6.1 Field Documentation

#### 3.5.2.3.2.6.2 os\_virt\_ptr [maple\\_mmu\\_init\\_param\\_t::trash\\_vaddr](#)

Virtual address used by the MAPLE-B3 for AXI initiators accesses which result in internal MMU error.

#### 3.5.2.3.2.6.3 uint8\_t [maple\\_mmu\\_init\\_param\\_t::steering\\_bits](#)

Trash Address Steering.

Use the following flags to set steering\_bits field MAPLE\_STEERING\_DSP\_CLUSTER\_0, MAPLE\_STEERING\_DSP\_CLUSTER\_1, MAPLE\_STEERING\_DSP\_CLUSTER\_2, MAPLE\_STEERING\_CHB, MAPLE\_STEERING\_MAPLE\_TRG

## MAPLE-B3 Module API

### 3.5.2.3.2.7 union maple\_version\_t

MAPLE Version structure - use when calling on mapleCtrl with MAPLE\_CMD\_GET\_UCODE\_VERSION.

#### 3.5.2.3.2.7.1 Field Documentation

##### 3.5.2.3.2.7.2 uint32\_t maple\_version\_t::maple\_w

If set the uCode is targeted for MAPLE-B3W instance.

##### 3.5.2.3.2.7.3 uint32\_t maple\_version\_t::dev\_fw

Target Device firmware.

##### 3.5.2.3.2.7.4 uint32\_t maple\_version\_t::ucode\_vesion

This field describes the ucode and API version used to initiate the MAPLE.

### 3.5.2.3.2.8 struct maple\_open\_params\_t

MAPLE Device Open parameters.

#### Data Fields

- void(\* [error\\_callback](#) )(uint32\_t device\_id, uint32\_t error\_type)
- bool [config\\_mbus\\_mmu](#)
- void \* [mbus\\_base](#)
- bool [config\\_sbus\\_mmu](#)
- void \* [sbus\\_base](#)
- void \* [dev\\_init\\_params](#)
- void(\* [maple\\_init](#) )(void \*input)

#### 3.5.2.3.2.8.1 Field Documentation

##### 3.5.2.3.2.8.2 void(\* maple\_open\_params\_t::error\_callback)(uint32\_t device\_id, uint32\_t error\_type)

Callback for errors.

Will be called with for ALL errors

##### 3.5.2.3.2.8.3 bool maple\_open\_params\_t::config\_mbus\_mmu

Boolean flag - should a data MMU segment (PRAM) be configured.

##### 3.5.2.3.2.8.4 void\* maple\_open\_params\_t::mbus\_base

MBUS base address as seen on host.

Only used if config\_mbus\_mmu is set to TRUE

**3.5.2.3.2.8.5 bool maple\_open\_params\_t::config\_sbus\_mmu**

Boolean flag - should a data MMU segment (PSIF) be configured.

Set to FALSE if MAPLE on device and in general CCSR address space

**3.5.2.3.2.8.6 void\* maple\_open\_params\_t::sbus\_base**

SBUS base address as seen on host.

Only used if config\_sbus\_mmu is set to TRUE

**3.5.2.3.2.8.7 void\* maple\_open\_params\_t::dev\_init\_params**

Initialization parameters for MAPLE device initialization, use maple3lw\_dev\_init\_params\_t or maple3w\_dev\_init\_params\_t.

**3.5.2.3.2.8.8 void(\* maple\_open\_params\_t::maple\_init)(void \*input)**

Pointer to maple\_init function supplied by Maple Firmware.

**3.5.2.3.2.9 struct maple\_init\_params\_t**

Maple Initialization parameters.

**Data Fields**

- unsigned int num\_maples

**3.5.2.3.2.9.1 Field Documentation****3.5.2.3.2.9.2 unsigned int maple\_init\_params\_t::num\_maples**

Number of elements in maple\_init\_params\_s array.

**3.5.2.3.3 Macro Definition Documentation****3.5.2.3.3.1 #define MAPLE\_B3LW\_UCODE ((void \*)&maple3lw\_code[0])**

MapleB3LW ucode definition, one for all standards.

**3.5.2.3.3.2 #define MAPLE\_B3W\_UCODE ((void \*)&maple3w\_code[0])**

MapleB3W ucode definition, one for all standards.

**3.5.2.3.3.3 #define MAPLE\_B3W\_INIT maple3w\_init**

MapleB3W initialization function.

## MAPLE-B3 Module API

### 3.5.2.3.3.4 #define MAPLE\_B3LW\_INIT maple3lw\_init

MapLB3LW initialization function.

### 3.5.2.3.3.5 #define MAPLE\_SYS\_ERR 0x80000000

OS\_INT\_MAPLE\_SYS\_ERR was asserted.

Might be because of Maple MMU error in case it was already handles by another core

### 3.5.2.3.3.6 #define MAPLE\_MMU\_ERR 0x10000000

OS\_INT\_MAPLE\_SYS\_ERR was asserted because of Maple MMU error.

### 3.5.2.3.3.7 #define MAPLE\_ECC\_ERR 0x00010000

OS\_INT\_MAPLE\_ECC\_ERR was asserted.

### 3.5.2.3.3.8 #define MAPLE\_CMD\_MALLOC (0x00000300 | COP\_LLD\_COMMAND)

When osCopDeviceControl called with MAPLE\_CMD\_MALLOC, param should be a typecast of [maple\\_malloc\\_t](#).

### 3.5.2.3.3.9 #define MAPLE\_CMD\_GET\_UCODE\_VERSION (0x00000400 | COP\_LLD\_COMMAND)

Maple ucode version.

use [maple\\_version\\_t](#) to extract the version

### 3.5.2.3.3.10 #define MAPLE\_CMD\_PCR\_ACTIVATE\_WITH\_POLL (0x00000500 | COP\_LLD\_COMMAND)

Activate Maple PCR routine and wait until it finishes.

### 3.5.2.3.3.11 #define MAPLE\_CMD\_PCR\_ACTIVATE\_NO\_POLL (0x00000600 | COP\_LLD\_COMMAND)

Activate Maple PCR routine and don't wait until it finishes.

### 3.5.2.3.3.12 #define MAPLE\_CMD\_MMU\_SEGMENT\_FIND (0x00000700 | COP\_LLD\_COMMAND)

Find available maple mmu segment; pass pointer to os\_mmu\_segment\_handle as parameters.

### 3.5.2.3.3.13 #define MAPLE\_CMD\_MMU\_SEGMENT\_UPDATE (0x00000800 | COP\_LLD\_COMMAND)

Update maple mmu segment; pass pointer to [maple\\_mmu\\_seg\\_update\\_t](#) as parameter; can be used only on descriptors found by MAPLE\_CMD\_MMU\_SEGMENT\_FIND.

**3.5.2.3.3.14 #define MAPLE\_CMD\_MMU\_SEGMENT\_ENABLE (0x00000900 | COP\_LLD\_COMMAND)**

Enable maple mmu segment; pass pointer to os\_mmu\_segment\_handle as parameter; Another option to enable segment is usage of MAPLE\_MMU\_ATTR\_ENABLE with MAPLE\_CMD\_MMU\_SEGMENT\_UPDATE.

**3.5.2.3.3.15 #define MAPLE\_CMD\_MMU\_SEGMENT\_DISABLE (0x00000A00 | COP\_LLD\_COMMAND)**

Disable maple mmu segment; pass pointer to os\_mmu\_segment\_handle as parameter.

**3.5.2.3.3.16 #define MAPLE\_CMD\_MMU\_ENABLE (0x00000B00 | COP\_LLD\_COMMAND)**

Enable maple mmu address translation; pass pointer to [maple\\_mmu\\_init\\_param\\_t](#) as parameter By default enables MMU protection, use MAPLE\_CMD\_MMU\_PROTECT\_DISABLE for disabling it.

**3.5.2.3.3.17 #define MAPLE\_CMD\_MMU\_DISABLE (0x00000C00 | COP\_LLD\_COMMAND)**

Disable maple mmu address translation.

**3.5.2.3.3.18 #define MAPLE\_CMD\_MMU\_PROTECT\_DISABLE (0x00000D00 | COP\_LLD\_COMMAND)**

Disable maple mmu memory protection disable.

**3.5.2.3.3.19 #define MAPLE\_CMD\_MMU\_PROTECT\_ENABLE (0x00000E00 | COP\_LLD\_COMMAND)**

Disable maple mmu memory protection enable.

**3.5.2.3.3.20 #define MAPLE\_CMD\_MMU\_ERROR\_DETECT (0x00000F00 | COP\_LLD\_COMMAND)**

Detect the cause of the error.

Pass pointer to [maple\\_mmu\\_err\\_t](#) as output parameter; Use it inside error\_callback and only for MAPLE\_MMU\_ERR

**3.5.2.3.3.21 #define MAPLE\_CMD\_SOFT\_RESET (0x00001000 | COP\_LLD\_COMMAND)**

Activate Maple Soft Reset, param should be a typecast of [maple\\_dev\\_init\\_params\\_t](#).

**3.5.2.3.3.22 #define MAPLE\_CMD\_SET\_TRACE\_EVENTS (0x00001100 | COP\_LLD\_COMMAND)**

Sets Maple Trace events to be traced, param should be a bitmask of events to trace according to [maple\\_trace\\_event\\_enable\\_t](#).

**3.5.2.3.3.23 #define MAPLE\_CMD\_CLEAR\_TRACE\_BUFFER (0x00001200 | COP\_LLD\_COMMAND)**

Clear MAPLE trace buffer.

## MAPLE-B3 Module API

**3.5.2.3.3.24 #define MAPLE\_CMD\_GET\_TRACE\_BUFFER (0x00001300 | COP\_LLD\_COMMAND)**

Copies Trace events from Trace buffer, param should be a pointer to an array of [maple\\_trace\\_event\\_t](#).

**3.5.2.3.3.25 #define MAPLE\_CMD\_GET\_TRACE\_BUFFER\_WRITE\_PTR (0x00001400 | COP\_LLD\_COMMAND)**

Returns the Trace Buffer Write Pointer, param should be a pointer to a uint32\_t type.

**3.5.2.3.3.26 #define MAPLE\_CMD\_ACTIVATE\_PDSCH\_ACK\_INT (0x00001500 | COP\_LLD\_COMMAND)**

Returns the , param should be a the PDSCH sector number.

**3.5.2.3.3.27 #define MAPLE\_CMD\_DISABLE\_ECC\_PROTECTION (0x00001600 | COP\_LLD\_COMMAND)**

Clear and mask Maples general ECC error event.

**3.5.2.3.3.28 #define MAPLE\_CMD\_ENABLE\_ECC\_PROTECTION (0x00001700 | COP\_LLD\_COMMAND)**

Clear and unmask Maples general ECC error event.

**3.5.2.3.3.29 #define MAPLE\_CMD\_DEPE\_WA (0x00001800 | COP\_LLD\_COMMAND)**

Activate DEPE WA for errta ERR007563.

**3.5.2.3.3.30 #define MAPLE\_CMD\_PRE\_POST\_TASK\_ID (0x00001900 | COP\_LLD\_COMMAND)**

Configure the Task ID of the MMU descriptors to be used for all MAPLE-B3 external accesses related to the One-Shot initialization flow.

**3.5.2.3.3.31 #define MAPLE\_FLG\_DEFAULT 0**

Default maple flags to be used in [maple\\_init\\_params\\_t](#).

**3.5.2.3.3.32 #define MAPLE\_0\_NAME "MPL00"**

Maple 0 device Name.

**3.5.2.3.3.33 #define MAPLE\_1\_NAME "MPL01"**

Maple 1 device Name.

**3.5.2.3.3.34 #define MAPLE\_2\_NAME "MPL02"**

Maple 2 device Name.

### 3.5.2.3.4 Enumeration Type Documentation

#### 3.5.2.3.4.1 anonymous enum

Enumerator

**MAPLE\_MMU\_MULTI\_HIT\_ERR** Maple mmu multiple hit error.

**MAPLE\_MMU\_MISS\_ERR** Maple mmu miss error.

**MAPLE\_MMU\_READ\_ERR** Maple mmu read privilege error.

**MAPLE\_MMU\_WRITE\_ERR** Maple mmu write privilege error.

#### 3.5.2.3.4.2 enum maple\_pspicer2\_flag\_t

Enumerator

**MAPLE3LW\_ECC\_TV\_DRE** MAPLE3\_LW eTVPE2 DRE memoryECC event indication.

**MAPLE3LW\_ECC\_TV\_NILL** MAPLE3\_LW eTVPE2 NIIL memory ECC event indication.

**MAPLE3LW\_ECC\_TV\_HARQ** MAPLE3\_LW eTVPE2 HARQ memory ECC event indication.

**MAPLE3LW\_ECC\_FTPE0** MAPLE3\_LW eFTPE2\_0 memory ECC event indication.

**MAPLE3LW\_ECC\_FTPE1** MAPLE3\_LW eFTPE2\_1 memory ECC event indication.

**MAPLE3LW\_ECC\_FTPE2** MAPLE3\_LW eFTPE2\_2 memory ECC event indication.

**MAPLE3LW\_ECC\_PUPE** MAPLE3\_LW PUPE2 memory ECC event indication.

**MAPLE3LW\_ECC\_PDPE** MAPLE3\_LW PDPE2 memory ECC event indication.

**MAPLE3LW\_ECC\_EQPE** MAPLE3\_LW EQPE memory ECC event indication.

**MAPLE3W\_ECC\_FTPE0** MAPLE3\_W eFTPE2\_0 memory ECC event indication.

**MAPLE3W\_ECC\_FTPE1** MAPLE3\_W eFTPE2\_1 memory ECC event indication.

**MAPLE3W\_ECC\_TCPE** MAPLE3\_W TCPE memory ECC event indication.

**MAPLE3W\_ECC\_CRPEULB0** MAPLE3\_W CRPE-ULB2\_0 memory ECC event indication.

**MAPLE3W\_ECC\_CRPEULB1** MAPLE3\_W CRPE-ULB2\_1 memory ECC event indication.

**MAPLE3W\_ECC\_CRPE\_DL** MAPLE3\_W CRPE-DL2 memory ECC event indication.

**MAPLE\_ECC\_RISC3\_TRACE\_BUFFER** Trace Buffer memory of RISC3 ECC event indication.

**MAPLE\_ECC\_RISC2\_TRACE\_BUFFER** Trace Buffer memory of RISC2 ECC event indication.

**MAPLE\_ECC\_RISC1\_TRACE\_BUFFER** Trace Buffer memory of RISC1 ECC event indication.

**MAPLE\_ECC\_RISC0\_TRACE\_BUFFER** Trace Buffer memory of RISC0 ECC event indication.

**MAPLE\_ECC\_HW\_SCHEDULER\_MEM1** Hardware Scheduler memory 1 ECC event indication.

**MAPLE\_ECC\_HW\_SCHEDULER\_MEM0** Hardware Scheduler memory 0 ECC event indication.

**MAPLE\_ECC\_DMA3\_CMD\_MEM1** System DMA engine 3 command memory 1 ECC event indication.

**MAPLE\_ECC\_DMA2\_CMD\_MEM1** System DMA engine 2 command memory 1 ECC event indication.

**MAPLE\_ECC\_DMA1\_CMD\_MEM1** System DMA engine 1 command memory 1 ECC event indication.

**MAPLE\_ECC\_DMA0\_CMD\_MEM1** System DMA engine 0 command memory 1 ECC event indication.

## MAPLE-B3 Module API

**MAPLE\_ECC\_DMA3\_CMD\_MEM0** System DMA engine 3 command memory 0 ECC event indication.

**MAPLE\_ECC\_DMA2\_CMD\_MEM0** System DMA engine 2 command memory 0 ECC event indication.

**MAPLE\_ECC\_DMA1\_CMD\_MEM0** System DMA engine 1 command memory 0 ECC event indication.

**MAPLE\_ECC\_DMA0\_CMD\_MEM0** System DMA engine 0 command memory 0 ECC event indication.

**MAPLE\_ECC\_DRAM** DRAM memory ECC event indication.

**MAPLE\_ECC\_IRAM** IRAM memory ECC event indication.

### 3.5.2.3.4.3 enum maple\_pcr\_opcodes\_t

MAPLEB3 PCR[OPCODE] routines mapping.

Enumerator

**MAPLE\_PARSE\_TVPE\_BD** MAPLE-B3LW only.

**MAPLE\_PARSE\_FTPE\_2\_BD** MAPLE-B3LW only.

**MAPLE\_PARSE\_DEPE\_BD** MAPLE-B3LW only.

**MAPLE\_PARSE\_EQPE\_BD** MAPLE-B3LW only.

**MAPLE\_PARSE\_CONVPE\_BD** MAPLE-B3LW only.

**MAPLE\_PARSE\_PUSCH\_EDF\_BD** MAPLE-B3LW only.

**MAPLE\_PARSE\_PDSCH\_EDF\_BD** MAPLE-B3LW only.

**MAPLE\_PDSCH\_EXT\_SYM\_START** MAPLE-B3LW only.

**MAPLE\_PUSCH\_USER\_NEIGHBOR\_READY** MAPLE-B3LW only.

**MAPLE\_PDSCH\_EXT\_SYM\_START\_1** MAPLE-B3LW only.

**MAPLE\_PDSCH\_EXT\_SYM\_START\_2** MAPLE-B3LW only.

**MAPLE\_PDSCH\_EXT\_SYM\_START\_3** MAPLE-B3LW only.

**MAPLE\_PDSCH\_LATE\_PARAMS\_READY\_0** MAPLE-B3LW only.

**MAPLE\_PDSCH\_LATE\_PARAMS\_READY\_1** MAPLE-B3LW only.

**MAPLE\_PDSCH\_LATE\_PARAMS\_READY\_2** MAPLE-B3LW only.

**MAPLE\_PDSCH\_LATE\_PARAMS\_READY\_3** MAPLE-B3LW only.

### 3.5.2.3.4.4 enum maple\_dev\_id\_t

Maple device ID; Used in [maple\\_init\\_params\\_t](#).

Enumerator

**MAPLE\_DEV\_ID\_NONE** Used for signaling an unregistered MAPLE resource.

**MAPLE\_LW\_ID\_0** Maple device ID 0.

**MAPLE\_LW\_ID\_1** Maple device ID 1.

**MAPLE\_W\_ID\_2** Maple device ID 2.

### 3.5.2.3.4.5 anonymous enum

Values for maple3lw\_dev\_init\_params\_t.mode1[AXI\_ALC] - Indicates whether the system AXI initiators buses allocation to each of the Processing Elements (PEs) is done internally by MAPLE-B3 or determined by the maple3lw\_dev\_init\_params\_t.mode2 parameter.

Enumerator

**MAPLE\_B3LW\_INIT\_INTERNAL\_AXI\_PE\_ALC** PEs allocation to each of the AXI interfaces is done internally by MAPLE-B3.

**MAPLE\_B3LW\_INIT\_EXTERNAL\_AXI\_PE\_ALC** PEs allocation to each of the AXI interfaces is done according to maple3lw\_dev\_init\_params\_t.mode2 configuration.

### 3.5.2.3.4.6 anonymous enum

Values for maple3lw\_dev\_init\_params\_t.mode1[AXI\_PR\_SCH] - Indicates the MAPLE-B3 which AXI initiators priority scheme is applied.

Enumerator

**MAPLE\_B3LW\_INIT\_AXI\_PR\_SCHEME0** All MAPLE-B3 AXI master accesses are initiated with fixed priority level as described in the AXI0\_DF\_PR, AXI1\_DF\_PR, AXI2\_DF\_PR and AXI3\_DF\_PR fields for AXI0, AXI1, AXI2 and AXI3 respectively.

**MAPLE\_B3LW\_INIT\_AXI\_PR\_SCHEME1** All MAPLE-B3 AXI initiators accesses related to a certain BD are initiated with priority as described in the AXI\_PR field of the BD. Previous DMA commands already launched into the relevant DMA queue are not upgraded with their priority accordingly.

**MAPLE\_B3LW\_INIT\_AXI\_PR\_SCHEME2** All MAPLE-B3 AXI initiators accesses related to a certain BD are initiated with priority as described in the AXI\_PR field of the BD. All DMA commands already launched into the relevant DMA queue are upgraded with their priority accordingly.

### 3.5.2.3.4.7 enum maple\_b3lw\_init\_power\_sch\_pe\_t

Parameter for MAPLE\_B3LW\_INIT\_PEx\_POWER\_SCHEME - Indicates the PE to apply the power scheme on.

Enumerator

**MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_FTPE0** The power scheme will be set for eFTP-E0.

**MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_FTPE1** The power scheme will be set for eFTP-E1.

**MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_FTPE2** The power scheme will be set for eFTP-E2.

**MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_TVPE** The power scheme will be set for eTVPE.

**MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_PE\_EQPE** The power scheme will be set for EQPE.

## MAPLE-B3 Module API

### 3.5.2.3.4.8 enum maple\_b3lw\_init\_power\_sch\_t

Parameter for MAPLE\_B3LW\_INIT\_PEx\_POWER\_SCHEME - Indicates the power scheme to apply on the PE.

Enumerator

**MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_AUTO** Automatic power switching mode. The MAPLE-B3 power off the PE when there is no available BD for that PE.

**MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_ON** Always powered on. No power switching.

**MAPLE\_B3LW\_INIT\_POWER\_SCHEME\_OFF** Powered off.

### 3.5.2.3.4.9 enum maple\_b3lw\_init\_axi\_aloc\_bus\_type\_t

Parameter for MAPLE\_B3LW\_INIT\_PEx\_POWER\_SCHEME - Indicates the PE's AXI Bus type.

Enumerator

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_READ\_BUS** The AXI Bus Allocation will be set for reading inputs by the PE.

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_WRITE\_BUS** The AXI Bus Allocation will be set for writing the PEs results.

### 3.5.2.3.4.10 enum maple\_b3lw\_init\_axi\_aloc\_pe\_t

Parameter for MAPLE\_B3LW\_INIT\_PEx\_POWER\_SCHEME - Indicates the power scheme to apply on the PE.

Enumerator

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_TVPE** The AXI Bus Allocation will be set for eTVPE.

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_FTPE0** The AXI Bus Allocation will be set for eFTPE0.

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_FTPE1** The AXI Bus Allocation will be set for eFTPE1.

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_FTPE2** The AXI Bus Allocation will be set for eFTPE2.

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_CRC\_DEPE** The AXI Bus Allocation will be set for CRC and DEPE2.

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_EQPE** The AXI Bus Allocation will be set for EQPE.

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_PDSCH** The AXI Bus Allocation will be set for PDSC<sub>H2\_EDF</sub>.

**MAPLE\_B3LW\_INIT\_AXI\_ALOC\_PE\_PUSCH** The AXI Bus Allocation will be set for PUSC<sub>H2\_EDF</sub>.

### 3.5.2.3.4.11 enum maple\_b3lw\_init\_axi\_aloc\_t

Parameter for MAPLE\_B3LW\_INIT\_PEx\_POWER\_SCHEME - Indicates the power scheme to apply on the PE.

Enumerator

- MAPLE\_B3LW\_INIT\_ALOC\_AXI0** Operation will be done using AXI0.
- MAPLE\_B3LW\_INIT\_ALOC\_AXI1** Operation will be done using AXI1.
- MAPLE\_B3LW\_INIT\_ALOC\_AXI2** Operation will be done using AXI2.
- MAPLE\_B3LW\_INIT\_ALOC\_AXI3** Operation will be done using AXI3.

### 3.5.2.3.5 Function Documentation

#### 3.5.2.3.5.1 INLINE long mapleDirectRead ( *void \* addr, void \* data, uint32\_t size, uint32\_t dev\_id, uint32\_t param* )

Direct read from MAPLE.

Parameters

in	<i>addr</i>	- 4 byte aligned address in MAPLE memory map to access.
in	<i>data</i>	- 4 byte aligned pointer to data.
in	<i>size</i>	- Number of bytes to read.
in	<i>dev_id</i>	- Dummy value.
in	<i>param</i>	- Dummy value.

Returns

Number of bytes read

Warning

None

#### 3.5.2.3.5.2 INLINE long mapleDirectWrite ( *void \* addr, void \* data, uint32\_t size, uint32\_t dev\_id, uint32\_t param* )

Direct write to MAPLE.

Parameters

in	<i>addr</i>	- 4 byte aligned address in MAPLE memory map to access.
----	-------------	---

**MAPLE-B3 Module API**

in	<i>data</i>	- 4 byte aligned pointer to data.
in	<i>size</i>	- Number of bytes to write.
in	<i>dev_id</i>	- Dummy value.
in	<i>param</i>	- Dummy value.

Returns

Number of bytes written

Warning

None

**3.5.2.3.5.3 os\_status mapleInitialize ( struct maple\_init\_params\_s \* *init\_params*, unsigned int *num\_devices* )**

Initializes the MAPLE driver's structures

The user should give the function an application dependent MAPLE parameters structure. Although this function is called by all cores, only the master core performs the initialization of the MAPLE registers.

Parameters

in	<i>init_params</i>	- MAPLE Initialization parameters. if NULL, default MAPLE parameters will be used.
in	<i>num_devices</i>	- Number of MAPLE devices to initialize.

Returns

OS\_SUCCESS

Warning

This function is generally called by [osArchInitialize\(\)](#) as part of the kernel and drivers

**3.5.2.3.5.4 INLINE uint32\_t MAPLE\_B3LW\_INIT\_PEx\_POWER\_SCHEME ( uint8\_t *axi\_idx*, uint8\_t *priority* )**

Calculates 32 bits word for setting an AXI default priority

## Parameters

in	<i>axi_idx</i>	- Index of the AXI Bus ( $0 \leq \text{axi\_idx} < 4$ ).
in	<i>priority</i>	- AXI Bus' default priority where 0 is the lowest priority and 3 is the highest priority ( $0 \leq \text{priority} < 4$ ).

## Returns

32 bits word with MAPLE\_B3LW\_INIT\_PE[*axi\_idx*].\_POWER\_SCHEME calculated value

**3.5.2.3.5.5 INLINE uint32\_t MAPLE\_B3LW\_INIT\_AXIx\_DEFAULT\_PRIORITY ( maple\_b3lw\_init\_power\_sch\_pe\_t *pe*, maple\_b3lw\_init\_power\_sch\_t *pwr\_sch* )**

Calculates 32 bits word for setting an AXI default priority

## Parameters

in	<i>pe</i>	- Indicate the PE to apply the power scheme on.
in	<i>pwr_sch</i>	- Indicates the power scheme to apply on the PE.

## Returns

32 bits word with MAPLE\_B3LW\_INIT\_AXI[*pe*].\_DEFAULT\_PRIORITY calculated value

**3.5.2.3.5.6 INLINE uint32\_t MAPLE\_B3LW\_INIT\_AXI\_PE\_ALC\_PARAM ( maple\_b3lw\_init\_axi\_aloc\_pe\_t *pe*, maple\_b3lw\_init\_axi\_aloc\_t *axi\_aloc*, maple\_b3lw\_init\_axi\_aloc\_bus\_type\_t *type* )**

Calculates 32 bits word for setting the PEs allocation to each of the AXI interfaces

## Parameters

in	<i>pe</i>	- Indicate the PE to apply the AXI allocation
in	<i>axi_aloc</i>	- Indicate which AXI Bus will be allocated to the PE's operation.
in	<i>type</i>	- Indicate whether the allocation is for the PE's read or write operation.

## Returns

32 bits word with MAPLE\_B3LW\_INIT\_PE[*pe*][read/write].\_AXI\_ALLOCATION calculated value

## Warning

Some of the PDSCH2\_EDF and the PUSCH2\_EDF related accesses will be assigned per the relevant PE involved in the processing. For example, PDSCH results (antenna data) will be output as per the relevant eFTPE2 bus allocation and not as the PDSCH2\_EDF bus allocation.

## MAPLE-B3 Module API

### 3.5.2.3.6 Variable Documentation

#### 3.5.2.3.6.1 `unsigned long int maple3lw_code[]`

MapleB3LW ucode array.

#### 3.5.2.3.6.2 `unsigned long int maple3w_code[]`

MapleB3W ucode array.

### 3.5.2.4 Maple Workarounds API

#### 3.5.2.4.1 Overview

MAPLE workarounds and additional API outside of MAPLE driver

#### Functions

- `os_status maplePgCg (uint32_t maple_num)`

#### 3.5.2.4.2 Function Documentation

##### 3.5.2.4.2.1 `os_status maplePgCg ( uint32_t maple_num )`

Maple Power and Clock disable

Parameters

in	<i>maple_num</i>	- Number of the MAPLE to power OFF 0,1 stand for MAPLE3LW, 2 stands for MAPLE3W
----	------------------	---

Returns

`OS_SUCCESS`

Warning

Do not open MAPLE device number `maple_num` after `maplePgCg(maple_num)` activation, as it will result in MAPLE RISCs activation.

### 3.5.3 Maple PE Generic API

#### 3.5.3.1 Overview

MAPLE all PE devices generic API

## Modules

- Maple xxPE Runtime
- Maple xxPE Initialization

### 3.5.3.2 Maple xxPE Runtime

#### 3.5.3.2.1 Overview

MAPLEB3 all PE devices generic runtime API

#### Data Structures

- struct `maple_xxpe_ch_info_t`

#### MAPLE XXPE Channel Control Commands

- #define `MAPLE_PE_CH_CMD_RX_POLL` (0x000000100 | COP\_LLD\_COMMAND)
- #define `MAPLE_PE_CH_CMD_VIRT_TRANS_ENABLE` (0x000000200 | COP\_LLD\_COMMAND)
- #define `MAPLE_PE_CH_CMD_VIRT_TRANS_DISABLE` (0x000000400 | COP\_LLD\_COMMAND)
- #define `MAPLE_PE_CH_CMD_GO` (0x000000800 | COP\_LLD\_COMMAND)
- #define `MAPLE_PE_CH_INFO_GET` (0x000000900 | COP\_LLD\_COMMAND)
- #define `MAPLE_PE_CH_ACTIVATE_JOB` (0x000000A00 | COP\_LLD\_COMMAND)

#### 3.5.3.2.2 Data Structure Documentation

##### 3.5.3.2.2.1 struct `maple_xxpe_ch_info_t`

Structure to be used as output parameter for `MAPLE_PE_CH_INFO_GET`.

#### Data Fields

- void \* `bd_base`
- void \* `bd_enq`
- void \* `bd_deq`
- uint32\_t `bd_ring_size`
- uint32\_t `num_dispatched_bd`
- uint32\_t `num_reaped_bd`

##### 3.5.3.2.2.1.1 Field Documentation

###### 3.5.3.2.2.1.2 void\* `maple_xxpe_ch_info_t::bd_base`

BD ring base address.

## MAPLE-B3 Module API

### 3.5.3.2.2.1.3 `void* maple_xxpe_ch_info_t::bd_enq`

Next BD to enqueue.

### 3.5.3.2.2.1.4 `void* maple_xxpe_ch_info_t::bd_deq`

Next BD to deque.

### 3.5.3.2.2.1.5 `uint32_t maple_xxpe_ch_info_t::bd_ring_size`

The size of the channel.

### 3.5.3.2.2.1.6 `uint32_t maple_xxpe_ch_info_t::num_dispatched_bd`

Counter for number of dispatched jobs; increased before BD is written to MAPLE memory.

### 3.5.3.2.2.1.7 `uint32_t maple_xxpe_ch_info_t::num_reaped_bd`

Counter for number of reaped jobs; increased after the reap callback.

## 3.5.3.2.3 Macro Definition Documentation

### 3.5.3.2.3.1 `#define MAPLE_PE_CH_CMD_RX_POLL (0x00000100 | COP_LLD_COMMAND)`

Polling the channel for finished jobs.

### 3.5.3.2.3.2 `#define MAPLE_PE_CH_CMD_VIRT_TRANS_ENABLE (0x00000200 | COP_LLD_COMMAND)`

Update channel translation mode: enable virtual to physical translation.

### 3.5.3.2.3.3 `#define MAPLE_PE_CH_CMD_VIRT_TRANS_DISABLE (0x00000400 | COP_LLD_COMMAND)`

Update channel translation mode: disable virtual to physical translation.

### 3.5.3.2.3.4 `#define MAPLE_PE_CH_CMD_GO (0x00000800 | COP_LLD_COMMAND)`

Go function for channel that have been opened with use\_go\_function flag; It sets OWNER bit on the first dispatched job thus triggers maple to start processing this batch.

### 3.5.3.2.3.5 `#define MAPLE_PE_CH_INFO_GET (0x00000900 | COP_LLD_COMMAND)`

Get channel handle information; helpful for debug.

### 3.5.3.2.3.6 `#define MAPLE_PE_CH_ACTIVATE_JOB (0x00000A00 | COP_LLD_COMMAND)`

Should be used only for jobs that were marked as a manually activated jobs and were not processed yet by MAPLE.

### 3.5.3.3 Maple xxPE Initialization

#### 3.5.3.3.1 Overview

MAPLEB3 all PE devices generic initialization API

#### Data Structures

- struct `maple_pe_init_params_t`
- struct `maple_pe_ch_open_params_t`

#### Macros

- #define `MAPLE_MAX_NUM_BD_PTRS` 30

#### TypeDefs

- typedef uint16\_t `maple_pe_ch`
- typedef uint8\_t `maple_pe_hw_sem_id`
- typedef os\_status(\* `maple_xxpe_dispatch`)(void \*channel, void \*jobs, int \*num\_jobs)
- typedef void(\* `maple_xxpe_reap`)(void \*channel, void \*maple)

#### Enumerations

- enum `maple_pe_bd_priority_t` {
 `MAPLE_PE_BD_RING_H`, `MAPLE_PE_BD_RING_H_L`, `MAPLE_PE_BD_RING_H_H_L`,  
`MAPLE_PE_BD_RING_H_H_H_L`, `MAPLE_PE_BD_RING_H_H_H_H_L`, `MAPLE_PE_BD_LAST_PRIORITY_SCHEME` }
- enum `maple_pe_num_bd_t` {
 `MAPLE_PE_NUM_BD_RINGS_1`, `MAPLE_PE_NUM_BD_RINGS_2`, `MAPLE_PE_NUM_BD_RINGS_3`,  
`MAPLE_PE_NUM_BD_RINGS_4`, `MAPLE_PE_NUM_BD_RINGS_5`, `MAPLE_PE_NUM_BD_RINGS_6`,  
`MAPLE_PE_NUM_BD_RINGS_7`, `MAPLE_PE_NUM_BD_RINGS_8` }
- enum { `MAPLE_0_TYPE` = 0x10000000, `MAPLE_1_TYPE` = 0x20000000, `MAPLE_2_TYPE` = 0x40000000 }
- enum `maple_pe_type_t`
- enum `maple_pe_int_t` { `INT_LINE` = 0x00000000, `SRIO_DOORBELL_PORT0` = 0x00000100,  
`SRIO_DOORBELL_PORT1` = 0x00000200 }
- enum `maple_pe_int_trgt_t`
- enum {
 `MAPLE_STEERING_DSP_CLUSTER_0` = SOC\_STEERING\_BITS\_DSP\_CLUSTER\_0, `MAPLE_STEERING_DSP_CLUSTER_1` = SOC\_STEERING\_BITS\_DSP\_CLUSTER\_1, `MAPLE_STEERING_DSP_CLUSTER_2` = SOC\_STEERING\_BITS\_DSP\_CLUSTER\_2,  
`MAPLE_STEERING_CHB` = SOC\_STEERING\_BITS\_CORE\_NET\_SLAVES, `MAPLE_STEERING_MAPLE_TRG` = SOC\_STEERING\_BITS\_MAPLE\_SLAVES }

## MAPLE-B3 Module API

### 3.5.3.3.2 Data Structure Documentation

#### 3.5.3.3.2.1 struct maple\_pe\_init\_params\_t

MAPLE xxPE generic device open parameters.

##### Data Fields

- unsigned int num\_devices

##### 3.5.3.3.2.1.1 Field Documentation

#### 3.5.3.3.2.1.2 unsigned int maple\_pe\_init\_params\_t::num\_devices

Number of elements in maple\_pe\_init\_params\_s array.

#### 3.5.3.3.2.2 struct maple\_pe\_ch\_open\_params\_t

MAPLE xxPE generic channel open parameters.

##### Data Fields

- os\_mem\_type channel\_location
- os\_hwi\_dispatcher int\_dispatcher
- os\_hwi\_handle int\_num
- os\_hwi\_priority int\_priority
- uint8\_t mmu\_task\_id
- uint8\_t steering\_bits [MAPLE\_MAX\_NUM\_BD\_PTRS]
- uint32\_t flags
- uint32\_t high\_priority:1
- uint32\_t int\_enable:1
- uint32\_t no\_translation:1
- uint32\_t no\_automatic\_reap:1
- uint32\_t single\_channel\_to\_int:1
- uint32\_t use\_go\_function:1

##### 3.5.3.3.2.2.1 Field Documentation

#### 3.5.3.3.2.2.2 uint32\_t maple\_pe\_ch\_open\_params\_t::flags

Users should set to 0 prior to setting any of the individual flags to ensure future compatibility.

Future releases may add more optimizations and flags to this 32 bit field. In order to ensure that these features, which will always be enabled by setting the relevant bit(s) to a value other than 0, won't be used unintentionally - the user should set flags to 0

#### 3.5.3.3.2.2.3 uint32\_t maple\_pe\_ch\_open\_params\_t::high\_priority

Set to 1 for a high priority channel or 0 low priority channel.

#### 3.5.3.3.2.2.4 uint32\_t maple\_pe\_ch\_open\_params\_t::int\_enable

Set to 1 to enable interrupts for this channel.

**3.5.3.3.2.2.5 uint32\_t maple\_pe\_ch\_open\_params\_t::no\_translation**

Set to 1 to disable address translation on pointers passed from the application.

**3.5.3.3.2.2.6 uint32\_t maple\_pe\_ch\_open\_params\_t::no\_automatic\_reap**

Set to 1 to disable automatic reaping after dispatching when interrupts are disabled.

**3.5.3.3.2.2.7 uint32\_t maple\_pe\_ch\_open\_params\_t::single\_channel\_to\_int**

Set to 1 for the driver to register the channel directly on the interrupt with no support for multiple channels on the interrupt line.

**3.5.3.3.2.2.8 uint32\_t maple\_pe\_ch\_open\_params\_t::use\_go\_function**

Set to 1 for using the GO function in order to trigger the batch of already dispatched jobs; In this mode ALL the dispatched jobs will be processed only after GO function activation.

**3.5.3.3.2.2.9 os\_mem\_type maple\_pe\_ch\_open\_params\_t::channel\_location**

Memory location for channel management.

Should be cacheable for performance

**3.5.3.3.2.2.10 os\_hwi\_dispatcher maple\_pe\_ch\_open\_params\_t::int\_dispatcher**

Interrupt dispatcher to be called when interrupt occurs.

**3.5.3.3.2.2.11 os\_hwi\_handle maple\_pe\_ch\_open\_params\_t::int\_num**

Which interrupt line on this device should the interrupt handler register to.

**3.5.3.3.2.2.12 os\_hwi\_priority maple\_pe\_ch\_open\_params\_t::int\_priority**

Interrupt priority.

**3.5.3.3.2.2.13 uint8\_t maple\_pe\_ch\_open\_params\_t::mmu\_task\_id**

MMU task id to be used for this channel.

**3.5.3.3.2.2.14 uint8\_t maple\_pe\_ch\_open\_params\_t::steering\_bits[MAPLE\_MAX\_NUM\_BD\_PTRS]**

Steering bits for 16 possible pointers.

**3.5.3.3 Macro Definition Documentation****3.5.3.3.3.1 #define MAPLE\_MAX\_NUM\_BD\_PTRS 30**

Maximal number of pointers inside BD.

## MAPLE-B3 Module API

### 3.5.3.3.4 Typedef Documentation

#### 3.5.3.3.4.1 `typedef uint16_t maple_pe_ch`

Maple channel number type.

#### 3.5.3.3.4.2 `typedef uint8_t maple_pe_hw_sem_id`

Maple HW semaphore ID type.

#### 3.5.3.3.4.3 `typedef os_status(* maple_xxpe_dispatch)(void *channel, void *jobs, int *num_jobs)`

MAPLE xxPE Dispatch function type.

#### 3.5.3.3.4.4 `typedef void(* maple_xxpe_reap)(void *channel, void *maple)`

MAPLE xxPE Reap function type.

### 3.5.3.3.5 Enumeration Type Documentation

#### 3.5.3.3.5.1 `enum maple_pe_bd_priority_t`

BD rings priority scheduling.

The scheduling mechanism used by the MAPLE u-code for scanning BD rings. The u-code will execute as many high priority BD as indicated by the number of "H" in the enumeration prior to executing a low priority BD.

Example: in case of `MAPLE_PE_BD_RING_H_H_L` after executing two jobs from any of the High priority rings of the XXXPE, it scans the next job in the Low priority rings of the XXXPE

Enumerator

`MAPLE_PE_BD_RING_H` MAPLE scans the High BD rings of the XXXPE only.

`MAPLE_PE_BD_RING_H_L` MAPLE executes one high followed by one low priority BD.

`MAPLE_PE_BD_RING_H_H_L` MAPLE executes two high followed by one low priority BD.

`MAPLE_PE_BD_RING_H_H_H_L` MAPLE executes three high followed by one low priority BD.

`MAPLE_PE_BD_RING_H_H_H_H_L` MAPLE executes four high followed by one low priority BD.

`MAPLE_PE_BD_LAST_PRIORITY_SCHEME` Software indicator - not to be used by the application!

#### 3.5.3.3.5.2 `enum maple_pe_num_bd_t`

Number of BD rings.

The number of BD rings for each priority. Low priority BD ring can be disabled by choosing parameter of `maple_pe_bd_priority_t`

Enumerator

- MAPLE\_PE\_NUM\_BD\_RINGS\_1*** Only 1 BD ring per priority level is potentially valid.
- MAPLE\_PE\_NUM\_BD\_RINGS\_2*** Only 2 BD rings per priority level are potentially valid.
- MAPLE\_PE\_NUM\_BD\_RINGS\_3*** Only 3 BD rings per priority level are potentially valid.
- MAPLE\_PE\_NUM\_BD\_RINGS\_4*** Only 4 BD rings per priority level are potentially valid.
- MAPLE\_PE\_NUM\_BD\_RINGS\_5*** Only 5 BD rings per priority level are potentially valid.
- MAPLE\_PE\_NUM\_BD\_RINGS\_6*** Only 6 BD rings per priority level are potentially valid.
- MAPLE\_PE\_NUM\_BD\_RINGS\_7*** Only 7 BD rings per priority level are potentially valid.
- MAPLE\_PE\_NUM\_BD\_RINGS\_8*** Only 8 BD rings per priority level are potentially valid.

### 3.5.3.3.5.3 anonymous enum

Enumerator

- MAPLE\_0\_TYPE*** MAPLE 0 PE type indication - LTE.
- MAPLE\_1\_TYPE*** MAPLE 1 PE type indication - LTE.
- MAPLE\_2\_TYPE*** MAPLE 2 PE type indication - WCDMA.

### 3.5.3.3.5.4 enum maple\_pe\_type\_t

MAPLE xxPE types.

Warning

Not all types are supported by all MAPLE generations

### 3.5.3.3.5.5 enum maple\_pe\_int\_t

MAPLE xxPE Interrupt options.

Enumerator

- INT\_LINE*** Regular interrupt is generated according to MTVBRHPBxP[INT\_TRGT].
- SRIO\_DOORBELL\_PORT0*** The door-bell should be initiated via Serial RapidIO port0.
- SRIO\_DOORBELL\_PORT1*** The door-bell should be initiated via Serial RapidIO port1.

### 3.5.3.3.5.6 enum maple\_pe\_int\_trgt\_t

MAPLE xxPE Interrupt line options.

Only relevant if [maple\\_pe\\_int\\_t](#) is INT\_LINE; Defines which regular interrupt is to be asserted due to task completion in the BD ring

### 3.5.3.3.5.7 anonymous enum

MAPLE xxPE steering bits options to be used at [maple\\_pe\\_ch\\_open\\_params\\_t.steering\\_bits\[x\]](#).

## MAPLE-B3 Module API

Enumerator

- MAPLE\_STEERING\_DSP\_CLUSTER\_0** DSP cluster 0.
- MAPLE\_STEERING\_DSP\_CLUSTER\_1** DSP cluster 1.
- MAPLE\_STEERING\_DSP\_CLUSTER\_2** DSP cluster 2.
- MAPLE\_STEERING\_CHB** Corenet/CHB.
- MAPLE\_STEERING\_MAPLE\_TRG** Maple targets.

### 3.5.4 Maple CRCPE API

#### 3.5.4.1 Overview

MAPLE CRCPE Initialization and Runtime API

#### Modules

- [CRCPE Initialization](#)
- [CRCPE Runtime](#)

#### 3.5.4.2 CRCPE Initialization

##### 3.5.4.2.1 Overview

CRCPE device initialization API

#### Data Structures

- struct [crcpe\\_open\\_params\\_t](#)

#### Typedefs

- typedef [maple\\_pe\\_init\\_params\\_t](#) [maple\\_crcpe\\_init\\_params\\_t](#)
- typedef struct [maple\\_pe\\_init\\_params\\_s](#) [maple\\_crcpe\\_init\\_params\\_s](#)
- typedef [maple\\_pe\\_ch\\_open\\_params\\_t](#) [maple\\_crcpe\\_ch\\_open\\_params\\_t](#)

#### Enumerations

- enum

#### Functions

- os\_status [mapleCrcpeInitialize](#) ([maple\\_crcpe\\_init\\_params\\_s](#) \*init\_params, unsigned int num\_devices, os\_status(\*channel\_dispatch)(void \*channel, void \*jobs, int \*num\_jobs), void(\*channel\_reap)(void \*channel, void \*maple))

## MAPLE CRCPE Device Names and IDs

- #define `CRCPE_DEV_ID_0` 0
- #define `MAPLE_0_CRCPE_NAME` "CRCPE0"
- #define `MAPLE_1_CRCPE_NAME` "CRCPE1"
- #define `MAPLE_2_CRCPE_NAME` "CRCPE2"

### 3.5.4.2.2 Data Structure Documentation

#### 3.5.4.2.2.1 `struct crcpe_open_params_t`

MAPLE CRCPE Device Open parameters.

##### Data Fields

- void \* `maple_handle`
- `maple_pe_bd_priority_t` `maple_pe_bd_priority`
- `maple_pe_num_bd_t` `maple_pe_num_bd`
- arch\_specific `crcpe_params`

##### 3.5.4.2.2.1.1 Field Documentation

###### 3.5.4.2.2.1.2 `void* crcpe_open_params_t::maple_handle`

Handle returned from `osCopDeviceOpen()` for MAPLE controller.

###### 3.5.4.2.2.1.3 `maple_pe_bd_priority_t crcpe_open_params_t::maple_pe_bd_priority`

BD rings priority scheduling - only configured by MAPLE master.

###### 3.5.4.2.2.1.4 `maple_pe_num_bd_t crcpe_open_params_t::maple_pe_num_bd`

The number of BD rings for each priority - only configured by MAPLE master.

###### 3.5.4.2.2.1.5 `arch_specific crcpe_open_params_t::crcpe_params`

Place holder for architecture specific initializations.

### 3.5.4.2.3 Macro Definition Documentation

#### 3.5.4.2.3.1 `#define CRCPE_DEV_ID_0 0`

CRCPE device id for inside one Maple.

#### 3.5.4.2.3.2 `#define MAPLE_0_CRCPE_NAME "CRCPE0"`

CRCPE device name for Maple 0.

## MAPLE-B3 Module API

### 3.5.4.2.3.3 #define MAPLE\_1\_CRCPE\_NAME "CRCPE1"

CRCPE device name for Maple 1.

### 3.5.4.2.3.4 #define MAPLE\_2\_CRCPE\_NAME "CRCPE2"

CRCPE device name for Maple 2.

### 3.5.4.2.4 Typedef Documentation

#### 3.5.4.2.4.1 `typedef maple_pe_init_params_t maple_crcpe_init_params_t`

MAPLE CRCPE initialization parameters type for multiple PEs.

#### 3.5.4.2.4.2 `typedef struct maple_pe_init_params_s maple_crcpe_init_params_s`

MAPLE CRCPE initialization parameters type for one PE.

#### 3.5.4.2.4.3 `typedef maple_pe_ch_open_params_t maple_crcpe_ch_open_params_t`

MAPLE CRCPE channel open parameters type.

### 3.5.4.2.5 Enumeration Type Documentation

#### 3.5.4.2.5.1 `anonymous enum`

MAPLE CRCPE steering bits pointers mapping.

Use it for accessing relevant `maple_pe_ch_open_params_t.steering_bits[x]`

### 3.5.4.2.6 Function Documentation

#### 3.5.4.2.6.1 `os_status mapleCrcpelInitialize ( maple_crcpe_init_params_s * init_params,` `unsigned int num_devices, os_status(*)(void *channel, void *jobs, int *num_jobs)` `channel_dispatch, void(*)(void *channel, void *maple) channel_reap )`

Initializes the CRCPE driver's structures

The driver can supply default MAPLE parameters for initialization. The user can override these parameters by specifying an alternative MAPLE parameters structure. Although this function is called by all cores, only the master core performs the initialization of the MAPLE registers.

## Parameters

in	<i>init_params</i>	- MAPLE Initialization parameters. if NULL, default MAPLE parameters will be used.
in	<i>num_devices</i>	- Number of CRCPE devices
in	<i>channel_dispatch</i>	- Pointer to channel dispatch function.
in	<i>channel_reap</i>	- Pointer to channel reap function.

## Returns

OS\_SUCCESS

## Warning

This function is generally called by [osArchInitialize\(\)](#) as part of the kernel and drivers

### 3.5.4.3 CRCPE Runtime

#### 3.5.4.3.1 Overview

CRCPE Runtime API

#### Data Structures

- struct [maple\\_crcpe\\_job\\_t](#)

#### Macros

- #define [CRCPE\\_MAX\\_NUM\\_BD\\_FOR\\_DISPATCH](#) 16

#### Functions

- INLINE uint16\_t [CRCPE\\_BS](#) (unsigned short size)

#### MAPLE CRCPE Channel Control Commands

- #define [MAPLE\\_CRCPE\\_CMD\\_RX\\_POLL](#) [MAPLE\\_PE\\_CH\\_CMD\\_RX\\_POLL](#)

#### Flags for [maple\\_crcpe\\_job\\_t.flags](#)

- enum {
 [CRCPE\\_MB\\_PRIORITY\\_0](#) = 0x0000, [CRCPE\\_MB\\_PRIORITY\\_1](#) = 0x0100, [CRCPE\\_MB\\_PRIORITY\\_2](#) = 0x0200,  
[CRCPE\\_MB\\_PRIORITY\\_3](#) = 0x0300 }

## MAPLE-B3 Module API

- enum { [CRCPE\\_CALCULATION\\_JOB](#) = 0x0000, [CRCPE\\_CHECK\\_JOB](#) = 0x0080 }
- enum {
 [CRCPE\\_CRC24\\_POLY0](#) = 0x0000, [CRCPE\\_CRC24\\_POLY1](#) = 0x0001, [CRCPE\\_CRC16\\_CCITT](#) = 0x0002,
 [CRCPE\\_CRC16](#) = 0x0003, [CRCPE\\_CRC32](#) = 0x0004, [CRCPE\\_CRC18](#) = 0x0005,
 [CRCPE\\_CRC12](#) = 0x0006, [CRCPE\\_CRC8](#) = 0x0007 }
- #define [CRCPE\\_BD\\_MANUAL\\_ACTIVATION](#) 0x8000
- #define [CRCPE\\_INT\\_EN](#) 0x1000
- #define [CRCPE\\_UPDATE](#) 0x0040
- #define [CRCPE\\_RVRS\\_IN](#) 0x0020
- #define [CRCPE\\_RVRS\\_OUT](#) 0x0010
- #define [CRCPE\\_INV\\_OUT](#) 0x0008

### CRC auxiliray flags - used in `maple_crcpe_job_t.aux`

- #define [CRCPE\\_CHECK\\_FAIL](#) 0x80000000

#### 3.5.4.3.2 Data Structure Documentation

##### 3.5.4.3.2.1 `struct maple_crcpe_job_t`

CRCPE Job Descriptor.

This structure should be passed to the LLD on the [cop\\_job\\_handle.device\\_specific](#) field in order for the LLD to build the necessary BD

##### Data Fields

- `uint16_t flags`
- `uint16_t buffer_size`
- `uint32_t * input`
- `uint32_t init_value`
- `uint32_t result`
- `uint32_t aux`
- `uint8_t bd_index`

##### 3.5.4.3.2.1.1 Field Documentation

###### 3.5.4.3.2.1.2 `uint16_t maple_crcpe_job_t::flags`

User should provide an or mask of the following defines and enumerations; LLD will provide a mask for relevant bits.

Minimal sanity check for input parameters; [CRCPE\\_INT\\_EN](#), [CRCPE\\_UPDATE](#), [CRCPE\\_RVRS\\_IN](#), [CRCPE\\_RVRS\\_OUT](#), [CRCPE\\_INV\\_OUT](#), [CRCPE\\_MB\\_PRIORITY\\_X](#), [CRCPE\\_XXX\\_JOB](#) and [CR-CPE\\_CRCXXX](#)

###### 3.5.4.3.2.1.3 `uint16_t maple_crcpe_job_t::buffer_size`

Buffer size on which to perform CRC calcultion.

Use [CRCPE\\_BS\(\)](#) to initialize

#### **3.5.4.3.2.1.4 uint32\_t\* maple\_crcpe\_job\_t::input**

Input Buffer Address.

This field points to the input buffer location in system memory, where MAPLE is to fetch the data into the CRCPE input buffer

#### **3.5.4.3.2.1.5 uint32\_t maple\_crcpe\_job\_t::init\_value**

CRC Initialization value.

MAPLE uses this field as the CRC initialization value for the CRC processing. Only the relevant bits, based on the size of the polynomial are used

#### **3.5.4.3.2.1.6 uint32\_t maple\_crcpe\_job\_t::result**

CRC Result if CRCPE\_CALCULATION\_JOB is used.

The result of the CRC calculation performed on the input buffer

#### **3.5.4.3.2.1.7 uint32\_t maple\_crcpe\_job\_t::aux**

Auxiliary flags - User should provide an or mask of the following defines and enumerations; LLD will provide a mask for relevant bits; Minimal sanity check for input parameters; CRCPE\_CHECK\_FAIL.

#### **3.5.4.3.2.1.8 uint8\_t maple\_crcpe\_job\_t::bd\_index**

Job's index in the BD ring.

Will be assigned by the driver

### **3.5.4.3.3 Macro Definition Documentation**

#### **3.5.4.3.3.1 #define CRCPE\_MAX\_NUM\_BD\_FOR\_DISPATCH 16**

Maximal number of CRCPE BD per dispatch.

Defines the maximal number of BD that can be dispatched with a single call to [osCopChannelDispatch\(\)](#). The larger the number the higher the stack consumption is in the driver.

Warning

Users may change this value, however it requires recompiling the drivers

#### **3.5.4.3.3.2 #define MAPLE\_CRCPE\_CMD\_RX\_POLL MAPLE\_PE\_CH\_CMD\_RX\_POLL**

Poll the channel for finished jobs.

Use MAPLE\_PE\_CH\_CMD\_RX\_POLL instead

## MAPLE-B3 Module API

### 3.5.4.3.3.3 #define CRCPE\_BD\_MANUAL\_ACTIVATION 0x8000

Prevent the driver from dispatching the job, MAPLE will wait until the user calls a Channel Ctrl Command to activate the job.

### 3.5.4.3.3.4 #define CRCPE\_INT\_EN 0x1000

MAPLE issues an interrupt interrupt at the end of job.

### 3.5.4.3.3.5 #define CRCPE\_UPDATE 0x0040

MAPLE copies the CRC result into the system memory at the and of the input buffer.

### 3.5.4.3.3.6 #define CRCPE\_RVRS\_IN 0x0020

MAPLE performs byte reverse CRC calculation/check.

### 3.5.4.3.3.7 #define CRCPE\_RVRS\_OUT 0x0010

MAPLE performs inverse operation on the CRC result.

### 3.5.4.3.3.8 #define CRCPE\_INV\_OUT 0x0008

MAPLE performs reverse on the CRC result.

### 3.5.4.3.3.9 #define CRCPE\_CHECK\_FAIL 0x80000000

If this is set in [maple\\_crcpe\\_job\\_t.aux](#) after running a job with CRCPE\_CHECK\_JOB set in [maple\\_crcpe\\_job\\_t.flags](#) - the CRC check has failed.

### 3.5.4.3.4 Enumeration Type Documentation

#### 3.5.4.3.4.1 anonymous enum

MBus Priority - used in [maple\\_crcpe\\_job\\_t.flags](#).

Valid only if the [AXI\_PR\_SCH] of the MMC0P parameter is not 0.

Enumerator

- CRCPE\_MB\_PRIORITY\_0** The MBus accesses related to that BD are initiated with priority 0.
- CRCPE\_MB\_PRIORITY\_1** The MBus accesses related to that BD are initiated with priority 1.
- CRCPE\_MB\_PRIORITY\_2** The MBus accesses related to that BD are initiated with priority 2.
- CRCPE\_MB\_PRIORITY\_3** The MBus accesses related to that BD are initiated with priority 3.

#### 3.5.4.3.4.2 anonymous enum

CRC job type - used in [maple\\_crcpe\\_job\\_t.flags](#).

Describes whether the CRCPE is calculating the CRC on a buffer or validating the CRC on a buffer

Enumerator

**CRCPE\_CALCULATION\_JOB** MAPLE-B performs CRC calculation on the input buffer.

**CRCPE\_CHECK\_JOB** MAPLE-B performs CRC check on the input buffer.

### 3.5.4.3.4.3 anonymous enum

CRC polynomials - used in [maple\\_crcpe\\_job\\_t.flags](#).

The polynomial used for CRC calculation/checking

Enumerator

**CRCPE\_CRC24\_POLY0** Polynomial: D24 + D23 + D6 + D5 + D + 1.

**CRCPE\_CRC24\_POLY1** Polynomial: D24 + D23 + D18 + D17 + D14 + D11 + D10 + D7 + D6 + D5 + D4 + D3 + D + 1.

**CRCPE\_CRC16\_CCITT** Polynomial: D16 + D12 + D5 + 1.

**CRCPE\_CRC16** Polynomial: D16 + D15 + D2 + 1.

**CRCPE\_CRC32** Polynomial: D32 + D26 + D23 + D22 + D16 + D12 + D11 + D10 + D8 + D7 + D5 + D4 + D2 + D + 1.

**CRCPE\_CRC18** Polynomial: D18 + D17 + D14 + D13 + D11 + D10 + D8 + D7 + D6 + D3 + D2 + 1.

**CRCPE\_CRC12** Polynomial: D12 + D11 + D10 + D8 + D5 + D4 + 1.

**CRCPE\_CRC8** Polynomial: D8 + D7 + D4 + D3 + D + 1.

### 3.5.4.3.5 Function Documentation

#### 3.5.4.3.5.1 INLINE uint16\_t CRCPE\_BS ( unsigned short size )

Calculates BD[CRC\_BS] - used in [maple\\_crcpe\\_job\\_t.buffer\\_size](#)

Describes the input buffer size (in bytes); For CRC word generation the minimum block size is 2 bytes; For CRC check the minimum block size is 5 bytes

Parameters

in	size	- input buffer size (in bytes)
----	------	--------------------------------

Returns

BD[CRC\_BS] calculated value

## 3.5.5 Maple TVPE API

### 3.5.5.1 Overview

MAPLE TVPE Initialization and Runtime API

## MAPLE-B3 Module API

### Modules

- [TVPE Initialization](#)
- [TVPE Runtime](#)

### Macros

- `#define TVPE_MAX_NUM_BD_FOR_DISPATCHH 16`
- `#define NUM_VITERBI_POLYNOM_SETS 3`
- `#define NUM_VITERBI_PUNC_VECTORS 10`

#### 3.5.5.2 Macro Definition Documentation

##### 3.5.5.2.1 `#define TVPE_MAX_NUM_BD_FOR_DISPATCHH 16`

Maximum number of BDs that are allowed to dispatch all at once.

Users may change this value and recompile the drivers. Change in this value causes a linear change in runtime stack consumption

##### 3.5.5.2.2 `#define NUM_VITERBI_POLYNOM_SETS 3`

Number of viterbi polynomial sets.

##### 3.5.5.2.3 `#define NUM_VITERBI_PUNC_VECTORS 10`

Number of viterbi puncturing vectors.

#### 3.5.5.3 TVPE Initialization

##### 3.5.5.3.1 Overview

TVPE device initialization API

### Data Structures

- struct [tvpe\\_viterbi\\_polynomial\\_set](#)
- struct [tvpe\\_turbo\\_params\\_t](#)
- struct [tvpe\\_viterbi\\_params\\_t](#)
- struct [tvpe\\_open\\_params\\_t](#)

### Typedefs

- typedef [maple\\_pe\\_init\\_params\\_t maple\\_type\\_init\\_params\\_t](#)

- `typedef struct maple_pe_init_params_s maple_tvpe_init_params_s`
- `typedef maple_pe_ch_open_params_t maple_tvpe_ch_open_params_t`

## Enumerations

- `enum`

## Functions

- `os_status mapleTypeInitialize (maple_tvpe_init_params_s *init_params, unsigned int num_devices, os_status(*channel_dispatch)(void *channel, void *jobs, int *num_jobs), void(*channel_reap)(void *channel, void *maple))`

## MAPLE TVPE Device Names and IDs

- `#define TVPE_DEV_ID_0 0`
- `#define TVPE_DEV_ID_1 1`
- `#define MAPLE_0_TVPE_NAME "TVPE0"`
- `#define MAPLE_1_TVPE_NAME "TVPE1"`

### 3.5.5.3.2 Data Structure Documentation

#### 3.5.5.3.2.1 `struct tvpe_viterbi_polynomial_set`

MAPLE TVPE Device viterbi polynomial sets parameters.

Also used in control MAPLE\_TVPE\_CMD\_SET\_VITERBI\_POLY.

#### Data Fields

- `uint16_t m_polygen1`
- `uint16_t m_polygen0`
- `uint16_t m_polygen3`
- `uint16_t m_polygen2`

##### 3.5.5.3.2.1.1 Field Documentation

###### 3.5.5.3.2.1.2 `uint16_t tvpe_viterbi_polynomial_set::m_polygen1`

Viterbi Polynomial 1.

Valid bits are [7:0]. Same as polygen1 at TVVPVG0CR

###### 3.5.5.3.2.1.3 `uint16_t tvpe_viterbi_polynomial_set::m_polygen0`

Viterbi Polynomial 0.

Valid bits are [7:0]. Same as polygen0 at TVVPVG0CR

## MAPLE-B3 Module API

### 3.5.5.3.2.1.4 `uint16_t tvpe_viterbi_polynomial_set::m_polygen3`

Viterbi Polynomial 3.

Valid bits are [7:0]. Same as polygen3 at TVVPVG1CR

### 3.5.5.3.2.1.5 `uint16_t tvpe_viterbi_polynomial_set::m_polygen2`

Viterbi Polynomial 2.

Valid bits are [7:0]. Same as polygen2 at TVVPVG1CR

### 3.5.5.3.2.2 `struct tvpe_turbo_params_t`

MAPLE TVPE Device Turbo Open paramaters.

#### Data Fields

- `uint32_t apq_threshold`

#### 3.5.5.3.2.2.1 Field Documentation

### 3.5.5.3.2.2.2 `uint32_t tvpe_turbo_params_t::apq_threshold`

The Aposteriori threshold.

Valid values are 0-0x7FFF. Required when app\_stop\_criteria is not 0

### 3.5.5.3.2.3 `struct tvpe_viterbi_params_t`

MAPLE TVPE Device Viterbi Open paramaters.

#### Data Fields

- `uint64_t puncturing_vector [NUM_VITERBI_PUNC_VECTORS]`
- `uint8_t puncturing_pattern [NUM_VITERBI_PUNC_VECTORS]`
- `tvpe_viterbi_polynomial_set polynomial_set`

#### 3.5.5.3.2.3.1 Field Documentation

### 3.5.5.3.2.3.2 `uint64_t tvpe_viterbi_params_t::puncturing_vector[ NUM_VITERBI_PUNC_VECTORS]`

Puncturing Vector.

For each bit in the vector: 0 - Punctured symbol, 1 - Valid symbol

### 3.5.5.3.2.3.3 `uint8_t tvpe_viterbi_params_t::puncturing_pattern[ NUM_VITERBI_PUNC_VECTORS]`

Indicates the period of the puncturing\_vector[i].

Valid values are 0-63

### 3.5.5.3.2.3.4 `tve_viterbi_polynomial_set` `tve_viterbi_params_t::polynomial_set`

Viterbi Polynomial Sets.

MTVPVSxCyP

### 3.5.5.3.2.4 `struct tve_open_params_t`

MAPLE TVPE Device Open LLD paramaters.

#### Data Fields

- `void * maple_handle`
- `maple_pe_bd_priority_t maple_pe_bd_priority`
- `maple_pe_num_bd_t maple_pe_num_bd`
- `tve_turbo_params_t * tve_turbo_params`
- `tve_viterbi_params_t * tve_viterbi_params`

#### 3.5.5.3.2.4.1 Field Documentation

##### 3.5.5.3.2.4.2 `void* tve_open_params_t::maple_handle`

Handle returned from `osCopDeviceOpen()` for MAPLE controller.

##### 3.5.5.3.2.4.3 `maple_pe_bd_priority_t tve_open_params_t::maple_pe_bd_priority`

BD rings priority scheduling - only configured by MAPLE master.

##### 3.5.5.3.2.4.4 `maple_pe_num_bd_t tve_open_params_t::maple_pe_num_bd`

The number of BD rings for each priority - only configured by MAPLE master.

##### 3.5.5.3.2.4.5 `tve_turbo_params_t* tve_open_params_t::tve_turbo_params`

Parameters for initializing the Turbo functionality of the TVPE.

May set to NULL for HW defaults or non MAPLE master devices

##### 3.5.5.3.2.4.6 `tve_viterbi_params_t* tve_open_params_t::tve_viterbi_params`

Parameters for initializing the Viterbi functionality of the TVPE.

May set to NULL for HW defaults or non MAPLE master devices

### 3.5.5.3.3 Macro Definition Documentation

#### 3.5.5.3.3.1 `#define TVPE_DEV_ID_0 0`

Maple eTVPE 0 device ID.

## MAPLE-B3 Module API

### 3.5.5.3.3.2 #define TVPE\_DEV\_ID\_1 1

Maple eTVPE 1 device ID.

### 3.5.5.3.3.3 #define MAPLE\_0\_TVPE\_NAME "TVPE0"

Maple eTVPE 0 device name.

### 3.5.5.3.3.4 #define MAPLE\_1\_TVPE\_NAME "TVPE1"

Maple eTVPE 0 device name.

### 3.5.5.3.4 Typedef Documentation

#### 3.5.5.3.4.1 `typedef maple_pe_init_params_t maple_tvpe_init_params_t`

MAPLE TVPE initialization parameters type for multiple PEs.

#### 3.5.5.3.4.2 `typedef struct maple_pe_init_params_s maple_type_init_params_s`

MAPLE TVPE initialization parameters type for one PE.

#### 3.5.5.3.4.3 `typedef maple_pe_ch_open_params_t maple_tvpe_ch_open_params_t`

MAPLE TVPE channel open parameters type.

### 3.5.5.3.5 Enumeration Type Documentation

#### 3.5.5.3.5.1 anonymous enum

MAPLE TVPE steering bits pointers mapping.

Use it for accessing relevant `maple_pe_ch_open_params_t.steering_bits[x]`

### 3.5.5.3.6 Function Documentation

#### 3.5.5.3.6.1 `os_status mapleTvpeInitialize ( maple_type_init_params_s * init_params,` `unsigned int num_devices, os_status(*)(void *channel, void *jobs, int *num_jobs)` `channel_dispatch, void(*)(void *channel, void *maple) channel_reap )`

Initializes the TVPE driver's structures

## Parameters

in	<i>init_params</i>	- TVPE Initialization parameters
in	<i>num_devices</i>	- Number of TVPE devices
in	<i>channel_↔ dispatch</i>	- Pointer to channel dispatch function
in	<i>channel_reap</i>	- Pointer to channel reap function

## Returns

OS\_SUCCESS

## Warning

This function is generally called by `osArchInitialize()` as part of the kernel and drivers

### 3.5.5.4 TVPE Runtime

#### 3.5.5.4.1 Overview

TVPE Runtime API

#### Data Structures

- struct `tvppe_job_e_param_t`
- struct `maple_tvppe_job_t`

#### MAPLE TVPE Device Control Commands.

- #define `MAPLE_TVPE_CMD_SET_VITERBI_POLY` (0x00000200 | COP\_LLD\_COMMAND)
- #define `MAPLE_TVPE_CMD_GET_PE_ACCUMULATOR` (0x00000300 | COP\_LLD\_COMMAND)

#### MAPLE TVPE Channel Control Commands.

- #define `MAPLE_TVPE_CMD_RX_POLL` MAPLE\_PE\_CH\_CMD\_RX\_POLL

#### MAPLE TVPE FLAGS for `maple_tvppe_job_t.first_flags`.

- enum `maple_tvppe_k_t`
- enum `maple_tvppe_rate_t` { `TVPE_RATE_1_2` = 0x00000000, `TVPE_RATE_1_3` = 0x00040000, `TVPE_RATE_1_4` = 0x00080000 }
- enum `maple_tvppe_type_t`
- enum `maple_tvppe_punc_t`
- enum `maple_tvppe_max_iter_t`

## MAPLE-B3 Module API

- enum `maple_tvpe_min_iter_t`
- enum `maple_tvpe_data_struct_t` {
   
    `TVPE_LTE_HARQ` = 0x00000000, `TVPE_WIMAX_HARQ` = 0x00000001, `TVPE_EDCH_HA_RQ_MIXED` = 0x00000002,
   
    `TVPE_EDCH_HARQ_SEPARATE` = 0x00000003, `TVPE_SUB_BLK_INTRLV` = 0x00000004,
   
    `TVPE_UMTS_MIXED` = 0x00000005,
   
    `TVPE_SEPARATE_VECTORS` = 0x00000006 }
- #define `TVPE_BD_MANUAL_ACTIVATION` 0x80000000
- #define `TVPE_INT_EN` 0x10000000
- #define `TVPE_TURBO_LMAP_EN` 0x08000000
- #define `TVPE_3GLTE_EN` 0x04000000
- #define `TVPE_VITERBI_TBZE` 0x00400000
- #define `TVPE_ZTTB` 0x00200000
- #define `TVPE_TURBO_CRC_EN` 0x00100000
- #define `TVPE_TURBO_HAOE` 0x00020000

### MAPLE TVPE FLAGS for `maple_tvpe_job_t.second_flags`.

- enum `maple_tvpe_crc_t` {
   
    `TVPE_CRC24_POLY0` = 0x00000000, `TVPE_CRC24_POLY1` = 0x00000040, `TVPE_CRC16_POLY0` = 0x00000080,
   
    `TVPE_CRC16_POLY1` = 0x000000C0 }
- enum `maple_tvpe_dre_t` { `TVPE_ONE_DRE` = 0x00000000, `TVPE_TWO_DRE` = 0x00000010,
   
`TVPE_FOUR_DRE` = 0x00000020 }
- enum `maple_tvpe_mbus_prio_t` {
   
    `TVPE_MBUS_PRIORITY_0` = 0x00000000, `TVPE_MBUS_PRIORITY_1` = 0x00000001, `TVPE_MBUS_PRIORITY_2` = 0x00000002,
   
    `TVPE_MBUS_PRIORITY_3` = 0x00000003 }
- #define `TVPE_BLOCK_SIZE(K)` (((`uint32_t`)(`K`) & 0x7FFF)) << 16)
- #define `TVPE_TURBO_LLMAP_LCF(K)` (((`K`) & 0x0FE) << 8)

### MAPLE TVPE FLAGS for `maple_tvpe_job_t.third_flags`.

- enum `maple_tvpe_soft_output_t`
- enum `maple_tvpe_vit_set_t` { `TVPE_VIT_SET_1` = 0x00040000, `TVPE_VIT_SET_2` =
   
    0x00080000, `TVPE_VIT_SET_3` = 0x000C0000 }
- #define `TVPE_HOE` 0x80000000
- #define `TVPE_TURBO_DPNC_EN` 0x10000000
- #define `TVPE_BUF_SIZE(K)` ((`K`) & 0x3FFF)

### MAPLE TVPE FLAGS for `maple_tvpe_job_t.offsets`.

- #define `TVPE_TURBO_VEC_OFFSET(K)` ((`K`) << 16)
- #define `TVPE_HARD_OUT_OFFSET(K)` ((`K`) << 4)
- #define `TVPE_TURBO_LL_R_OUT_SF(K)` (`K`)

**MAPLE TVPE FLAGS for harq\_buffer.**

- #define **TVPE\_HARQ\_IHBSA**(K) (((K) & 0x7FFF) << 16)
- #define **TVPE\_FIRST\_TIME\_HARQ** 0x00008000
- #define **TVPE\_HARQ\_IHBSZ**(K) ((K) & 0x7FFF)

**MAPLE TVPE FLAGS for maple\_tvpe\_job\_t.harq\_weight\_flags.**

- enum **tvpe\_harq\_hus\_t** {
   
    **TVPE\_TURBO\_HARQ\_NO\_UP\_SCL** = 0x00000000, **TVPE\_TURBO\_HARQ\_UP\_SCL\_2** =
   
    0x10000000, **TVPE\_TURBO\_HARQ\_UP\_SCL\_4** = 0x20000000,
   
    **TVPE\_TURBO\_HARQ\_UP\_SCL\_8** = 0x30000000 }
- #define **TVPE\_TURBO\_HARQ\_W1\_EN** 0x04000000
- #define **TVPE\_TURBO\_HARQ\_W2\_EN** 0x02000000
- #define **TVPE\_TURBO\_HARQ\_W3\_EN** 0x01000000
- #define **TVPE\_TURBO\_HARQ\_W1**(K) ((K & 0xFF) << 16)
- #define **TVPE\_TURBO\_HARQ\_W2**(K) ((K & 0xFF) << 8)
- #define **TVPE\_TURBO\_HARQ\_W3**(K) (K & 0xFF)

**MAPLE TVPE FLAGS for maple\_tvpe\_job\_t.fourth\_flags.**

- #define **TVPE\_CRC\_REFLECT** 0x80000000
- #define **TVPE\_AQC\_AUTOSTOP** 0x40000000
- #define **TVPE\_CRC\_AUTOSTOP** 0x20000000
- #define **TVPE\_CRC\_SCRC** 0x10000000
- #define **TVPE\_HARQ\_EN** 0x08000000
- #define **TVPE\_POLARITY** 0x04000000
- #define **TVPE\_DOBSY** 0x02000000
- #define **TVPE\_DOBSI** 0x01000000

**3.5.5.4.2 Data Structure Documentation****3.5.5.4.2.1 struct tvpe\_job\_e\_param\_t**

MAPLE TVPE **maple\_tvpe\_job\_t.e\_param\_ptr** structure.

**Data Fields**

- uint32\_t e\_cb\_sd\_ini
- uint32\_t e\_sd\_minus
- uint32\_t e\_sd\_plus
- uint32\_t e\_cb\_pfa\_ini
- uint32\_t e\_pfa\_minus
- uint32\_t e\_pfa\_plus
- uint32\_t e\_cb\_psa\_ini
- uint32\_t e\_psa\_minus
- uint32\_t e\_psa\_plus

## MAPLE-B3 Module API

### 3.5.5.4.2.1.1 Field Documentation

#### 3.5.5.4.2.1.2 `uint32_t tvpe_job_e_param_t::e_cb_sd_ini`

The e\_init parameter for SD, bits[31-30] include skip count value.

#### 3.5.5.4.2.1.3 `uint32_t tvpe_job_e_param_t::e_sd_minus`

The e\_minus parameter for SD.

#### 3.5.5.4.2.1.4 `uint32_t tvpe_job_e_param_t::e_sd_plus`

The e\_plus parameter for SD.

#### 3.5.5.4.2.1.5 `uint32_t tvpe_job_e_param_t::e_cb_pfa_ini`

The e\_init parameter for PF, bits[31-30] include skip count value.

#### 3.5.5.4.2.1.6 `uint32_t tvpe_job_e_param_t::e_pfa_minus`

The e\_minus parameter for PF.

#### 3.5.5.4.2.1.7 `uint32_t tvpe_job_e_param_t::e_pfa_plus`

The e\_plus parameter for PF.

#### 3.5.5.4.2.1.8 `uint32_t tvpe_job_e_param_t::e_cb_psa_ini`

The e\_init parameter for PS, bits[31-30] include skip count value.

#### 3.5.5.4.2.1.9 `uint32_t tvpe_job_e_param_t::e_psa_minus`

The e\_minus parameter for PS.

#### 3.5.5.4.2.1.10 `uint32_t tvpe_job_e_param_t::e_psa_plus`

The e\_plus parameter for PS.

### 3.5.5.4.2.2 `struct maple_tvpe_job_t`

MAPLE TVPE Job.

This structure should be passed to the LLD on the `cop_job_handle.device_specific` field in order for the LLD to build the necessary BD

#### Data Fields

- `uint32_t first_flags`
- `uint32_t second_flags`
- `uint32_t third_flags`
- `void *hard_output_addr`
- `void *inputs`

- uint32\_t offsets
- uint32\_t harq\_buffer
- uint32\_t harq\_weight\_flags
- void \* soft\_output\_addr
- [tvpe\\_job\\_e\\_param\\_t](#) \* e\_param\_ptr
- void \* harq\_acc\_input\_addr
- void \* harq\_acc\_output\_addr
- uint32\_t fourth\_flags
- uint8\_t bd\_index
- uint32\_t pfs\_vec\_sizes
- uint16\_t pf\_vector\_size
- uint16\_t ps\_vector\_size

### 3.5.5.4.2.2.1 Field Documentation

#### 3.5.5.4.2.2.2 uint32\_t [maple\\_tvpe\\_job\\_t::first\\_flags](#)

User should provide an or mask of the following defines and enumerations; LLD will provide a mask for relevant bits; Minimal sanity check for input parameters;;

Viterbi and Turbo: TVPE\_INT\_EN, TVPE\_ZTTB, TVPE\_3GLTE\_EN, [maple\\_tvpe\\_type\\_t](#), [maple\\_tvpe\\_data\\_struct\\_t](#), [maple\\_tvpe\\_rate\\_t](#), Viterbi only: [maple\\_tvpe\\_k\\_t](#), [maple\\_tvpe\\_punc\\_t](#) TVPE\_VIT\_ERBI\_TBZE, Turbo only: TVPE\_TURBO\_LMAP\_EN, TVPE\_TURBO\_CRC\_EN, TVPE\_TURBO\_HAOE, [maple\\_tvpe\\_max\\_iter\\_t](#), [maple\\_tvpe\\_min\\_iter\\_t](#)

#### 3.5.5.4.2.2.3 uint32\_t [maple\\_tvpe\\_job\\_t::second\\_flags](#)

User should provide an or mask of the following defines and enumerations; LLD will provide a mask for relevant bits.

Minimal sanity check for input parameters;

Viterbi and Turbo: [TVPE\\_BLOCK\\_SIZE\(K\)](#), [maple\\_tvpe\\_mbus\\_prio\\_t](#) Turbo only: [maple\\_tvpe\\_dre\\_t](#), [maple\\_tvpe\\_crc\\_t](#), [TVPE\\_TURBO\\_LLMAP\\_LCF\(K\)](#),

#### 3.5.5.4.2.2.4 uint32\_t [maple\\_tvpe\\_job\\_t::third\\_flags](#)

User should provide an or mask of the following defines and enumerations; LLD will provide a mask for relevant bits.

Minimal sanity check for input parameters;

Viterbi and Turbo: TVPE\_HOE, [TVPE\\_BUF\\_SIZE\(K\)](#) Turbo only: [maple\\_tvpe\\_soft\\_output\\_t](#), TVPE\_TURBO\_DPNC\_EN Viterbi only: [maple\\_tvpe\\_vit\\_set\\_t](#)

#### 3.5.5.4.2.2.5 void\* [maple\\_tvpe\\_job\\_t::hard\\_output\\_addr](#)

Address for hard outputs; Only valid if TVPE\_HOE is set.

#### 3.5.5.4.2.2.6 void\* [maple\\_tvpe\\_job\\_t::inputs](#)

Address of input buffer.

## MAPLE-B3 Module API

- Points to the start address of the input buffer in case single input stream is required. Points to the start address in the system memory of the first out of several input vectors. The start address of the other vectors depends on [maple\\_tvpe\\_job\\_t::offsets](#)

### 3.5.5.4.2.2.7 uint32\_t maple\_tvpe\_job\_t::offsets

Vectors Offset, Hard Output Offset, LLR Output Shift.

Use the flags bellow to initialize this field.

Viterbi and Turbo: [TVPE\\_HARD\\_OUT\\_OFFSET\(K\)](#) Turbo only: [maple\\_tvpe\\_soft\\_out\\_off\\_t](#), [TVPE\\_TURBO\\_LLRLR\\_OUT\\_SF\(K\)](#), [TVPE\\_TURBO\\_VEC\\_OFFSET\(K\)](#)

### 3.5.5.4.2.2.8 uint32\_t maple\_tvpe\_job\_t::harq\_buffer

HARQ input buffer descriptor fields: [TVPE\\_HARQ\\_IHBSA\(K\)](#), [TVPE\\_FIRST\\_TIME\\_HARQ](#), [TVPE\\_HARQ\\_IHBSZ\(K\)](#)

### 3.5.5.4.2.2.9 uint32\_t maple\_tvpe\_job\_t::harq\_weight\_flags

HARQ Up Scale and weights; Use the flags bellow to initialize this field.

Turbo only: [tvpe\\_harq\\_hus\\_t](#), [TVPE\\_TURBO\\_HARQ\\_W1\\_EN](#), [TVPE\\_TURBO\\_HARQ\\_W2\\_EN](#), [TVPE\\_TURBO\\_HARQ\\_W3\\_EN](#), [TVPE\\_TURBO\\_HARQ\\_W1\(K\)](#), [TVPE\\_TURBO\\_HARQ\\_W2\(K\)](#), [TVPE\\_TURBO\\_HARQ\\_W3\(K\)](#)

### 3.5.5.4.2.2.10 void\* maple\_tvpe\_job\_t::soft\_output\_addr

Address for soft outputs.

Only valid if user requested soft outputs. Turbo only

### 3.5.5.4.2.2.11 tpe\_job\_e\_param\_t\* maple\_tvpe\_job\_t::e\_param\_ptr

A pointer to the E parameters data structure used by the TVPE in order to perform the Rate De-Matching process.

### 3.5.5.4.2.2.12 void\* maple\_tvpe\_job\_t::harq\_acc\_input\_addr

HARQ Accumulator Input Base Address.

Points to base address of the HARQ Accumulator buffer to be fetched into ETVPE before the new input stream.

### 3.5.5.4.2.2.13 uint32\_t maple\_tvpe\_job\_t::pfs\_vec\_sizes

User should use the pf\_vector\_size, ps\_vector\_size parameters .

Parity First and Second Buffer Size, ready to be written to memory.

**3.5.5.4.2.2.14 uint16\_t maple\_tvpe\_job\_t::pf\_vector\_size**

Parity First Buffer Size.

The actual buffer size of the PF vector during E-DCH HARQ with Separate Vectors input data structure.

**3.5.5.4.2.2.15 uint16\_t maple\_tvpe\_job\_t::ps\_vector\_size**

Parity Second Buffer Size.

The actual buffer size of the PS vector during E-DCH HARQ with Separate Vectors input data structure.

**3.5.5.4.2.2.16 void\* maple\_tvpe\_job\_t::harq\_acc\_output\_addr**

HARQ Accumulator Output Base Address.

**3.5.5.4.2.2.17 uint32\_t maple\_tvpe\_job\_t::fourth\_flags**

User should use a mix of the following flags: TVPE\_AQC\_AUTOSTOP, TVPE\_CRC\_AUTOSTOP, T<sub>VPE\_CRC\_SCRC</sub>, TVPE\_POLARITY, TVPE\_HARQ\_EN, TVPE\_DOBSY, TVPE\_DOBSI, TVPE\_C<sub>RC\_REFLECT</sub>.

**3.5.5.4.2.2.18 uint8\_t maple\_tvpe\_job\_t::bd\_index**

Job's index in the BD ring.

Will be assigned by the driver

**3.5.5.4.3 Macro Definition Documentation****3.5.5.4.3.1 #define MAPLE\_TVPE\_CMD\_SET\_VITERBI\_POLY (0x00000200 | COP\_LLD\_COMMAND)**

Sets Maple eType to Viterbi Polynomial mode.

**3.5.5.4.3.2 #define MAPLE\_TVPE\_CMD\_GET\_PE\_ACCUMULATOR (0x00000300 | COP\_LLD\_COMMAND)**

Sample a PE accumulator, The delta between two samples of the PEs accumulator indicates the number of maple cycles the specific PE was in processing state (including IO u-code and HW duration).

**3.5.5.4.3.3 #define MAPLE\_TVPE\_CMD\_RX\_POLL MAPLE\_PE\_CH\_CMD\_RX\_POLL**

Polling channel control command.

Use MAPLE\_PE\_CH\_CMD\_RX\_POLL for all PEs

**3.5.5.4.3.4 #define TVPE\_BD\_MANUAL\_ACTIVATION 0x80000000**

Prevent the driver from dispatching the job, MAPLE will wait until the user calls a Channel Ctrl Command to activate the job.

## MAPLE-B3 Module API

### 3.5.5.4.3.5 #define TVPE\_INT\_EN 0x10000000

Interrupt enable.

### 3.5.5.4.3.6 #define TVPE\_TURBO\_LMAP\_EN 0x08000000

LogMAP algorithm; Valid only for Turbo.

### 3.5.5.4.3.7 #define TVPE\_3GLTE\_EN 0x04000000

Using this bit defined 3GLTE; not defines UMTS or WiMAX.

### 3.5.5.4.3.8 #define TVPE\_VITERBI\_TBZE 0x00400000

Traceback from max path calculations.

Valid only for Viterbi

### 3.5.5.4.3.9 #define TVPE\_ZTTB 0x00200000

Zero tail trellis.

### 3.5.5.4.3.10 #define TVPE\_TURBO\_CRC\_EN 0x00100000

CRC check enable.

Valid only for Turbo

### 3.5.5.4.3.11 #define TVPE\_TURBO\_HAOE 0x00020000

HARQ Accumulator Output Enable.

Valid only for Turbo

### 3.5.5.4.3.12 #define TVPE\_BLOCK\_SIZE( K ) (((uint32\_t)((K) & 0x7FFF)) << 16)

Decoded block size [bits]; For Turbo - should't include tail bits.

### 3.5.5.4.3.13 #define TVPE\_TURBO\_LLMAP\_LCF( K ) (((K) & 0x0FE) << 8)

Linear LogMAP correction factor.

Valid only for Turbo decoding

### 3.5.5.4.3.14 #define TVPE\_HOE 0x80000000

Hard output enable.

### 3.5.5.4.3.15 #define TVPE\_TURBO\_DPNC\_EN 0x10000000

De-Puncturing.

Valid only during Turbo decoding; This flag stands for DPNC in BD.

**3.5.5.4.3.16 #define TVPE\_BUF\_SIZE( K ) ((K) & 0x3FFF)**

Input buffer size [bytes].

Valid values are 40-100K. Valid only for: Viterbi: STRUCT\_PPCM. Turbo: STRUCT\_PPCM, STRUCT\_RATE\_MATCHED

**3.5.5.4.3.17 #define TVPE\_TURBO\_VEC\_OFFSET( K ) ((K) << 16)**

Describes the relative offset between the vectors in the system memory.

**3.5.5.4.3.18 #define TVPE\_HARD\_OUT\_OFFSET( K ) ((K) << 4)**

Hard Output Offset.

Describes the bit offset of the first byte in which the first valid bit is to be written

**3.5.5.4.3.19 #define TVPE\_TURBO\_LLR\_OUT\_SF( K ) (K)**

LLR Output Shift.

Determines which 8 bits of the internal 16 bit wide soft outputs are going to be output

**3.5.5.4.3.20 #define TVPE\_HARQ\_IHBSA( K ) (((K) & 0x7FFF) << 16)**

Input HARQ Buffer Start Address; Describe the address location of the first bit of the input stream in the HARQ accumulator buffer.

**3.5.5.4.3.21 #define TVPE\_FIRST\_TIME\_HARQ 0x00008000**

First Time HARQ; Indicates whether this HARQ buffer is the first one hence no HARQ accumulator exist nor should be supplied.

**3.5.5.4.3.22 #define TVPE\_HARQ\_IHBSZ( K ) ((K) & 0x7FFF)**

Input HARQ Buffer Size; Describe the size of the current HARQ input stream into the accumulator.

**3.5.5.4.3.23 #define TVPE\_TURBO\_HARQ\_W1\_EN 0x40000000**

Weight 1 Enable.

**3.5.5.4.3.24 #define TVPE\_TURBO\_HARQ\_W2\_EN 0x02000000**

Weight 2 Enable.

**3.5.5.4.3.25 #define TVPE\_TURBO\_HARQ\_W3\_EN 0x01000000**

Weight 3 Enable.

**3.5.5.4.3.26 #define TVPE\_TURBO\_HARQ\_W1( K ) ((K & 0xFF) << 16)**

Weight 1; Valid only if TVPE\_TURBO\_HARQ\_W1\_EN is set.

## MAPLE-B3 Module API

### **3.5.5.4.3.27 #define TVPE\_TURBO\_HARQ\_W2( K ) ((K & 0xFF) << 8)**

Weight 2; Valid only if TVPE\_TURBO\_HARQ\_W2\_EN is set.

### **3.5.5.4.3.28 #define TVPE\_TURBO\_HARQ\_W3( K ) (K & 0xFF)**

Weight 3; Valid only if TVPE\_TURBO\_HARQ\_W3\_EN is set.

### **3.5.5.4.3.29 #define TVPE\_CRC\_REFLECT 0x80000000**

CRC Reflect - set for CRC bits in descending order.

### **3.5.5.4.3.30 #define TVPE\_AQC\_AUTOSTOP 0x40000000**

Aposteriori Quality stop criteria indication; the eTVPE stop the decoding automatically once the all the soft-decoded bits pass the [AQTH] threshold field.

### **3.5.5.4.3.31 #define TVPE\_CRC\_AUTOSTOP 0x20000000**

CRC check stop criteria indication; The eTVPE stop the decoding automatically once the Hard Output bits pass CRC check.

Must not be set if TVPE\_CRC\_SCRC is set

### **3.5.5.4.3.32 #define TVPE\_CRC\_SCRC 0x10000000**

Steady CRC stop criteria indication; The eTVPE stop the decoding automatically once CRC result is equal to CRC results from previous iteration.

Must not be set if TVPE\_CRC\_AUTOSTOP is set

### **3.5.5.4.3.33 #define TVPE\_HARQ\_EN 0x08000000**

Indicated whether HARQ operation in eTVPE is enabled, hence which input data structures for the eTVPE are allowed.

### **3.5.5.4.3.34 #define TVPE\_POLARITY 0x04000000**

Determines the Polarity of input data to the eTVPE.

### **3.5.5.4.3.35 #define TVPE\_DOBSY 0x02000000**

Data out Byte order - set for ascending order.

### **3.5.5.4.3.36 #define TVPE\_DOBSS 0x01000000**

Data out Bit order - set for ascending order.

### 3.5.5.4.4 Enumeration Type Documentation

#### 3.5.5.4.4.1 enum maple\_ttype\_k\_t

Viterbi Constraint Length (K).

Valid only for Viterbi decoding

#### 3.5.5.4.4.2 enum maple\_ttype\_rate\_t

Rate 1/2, 1/3, 1/4.

Enumerator

**TVPE\_RATE\_1\_2** Viterbi Only.

**TVPE\_RATE\_1\_3** Viterbi and Turbo.

**TVPE\_RATE\_1\_4** Viterbi only.

#### 3.5.5.4.4.3 enum maple\_ttype\_type\_t

Decoding Algorithm Type.

#### 3.5.5.4.4.4 enum maple\_ttype\_punc\_t

Puncturing Scheme.

Valid only for Viterbi processing ([ALG]=1).

#### 3.5.5.4.4.5 enum maple\_ttype\_max\_iter\_t

Maximum number of iterations.

Valid only during Turbo decoding.

#### 3.5.5.4.4.6 enum maple\_ttype\_min\_iter\_t

Minimum number of iterations.

Valid only during Turbo decoding.

#### 3.5.5.4.4.7 enum maple\_ttype\_data\_struct\_t

Describes the possible input data structures in system memory.

Enumerator

**TVPE\_LTE\_HARQ** Supports Turbo: 3GLTE.

**TVPE\_WIMAX\_HARQ** Supports Turbo: WiMAX.

**TVPE\_EDCH\_HARQ\_MIXED** Supports Turbo: UMTS.

**TVPE\_EDCH\_HARQ\_SEPARATE** Supports Turbo: UMTS.

**TVPE\_SUB\_BLK\_INTRLV** Supports Turbo: 3GLTE, WiMAX.

## MAPLE-B3 Module API

***TVPE\_UMTS\_MIXED*** Supports Turbo: UMTS.

***TVPE\_SEPARATE\_VECTORS*** Supports Turbo: 3GLTE, WiMAX.

### 3.5.5.4.4.8 enum maple\_ttype\_crc\_t

CRC Polynomials.

Enumerator

***TVPE\_CRC24\_POLY0*** Polynomial:  $D24 + D23 + D6 + D5 + D + 1$ .

***TVPE\_CRC24\_POLY1*** Polynomial:  $D24 + D23 + D18 + D17 + D14 + D11 + D10 + D7 + D6 + D5 + D4 + D3 + D + 1$ .

***TVPE\_CRC16\_POLY0*** Polynomial:  $D16 + D12 + D5 + 1$ .

***TVPE\_CRC16\_POLY1*** Polynomial:  $D16 + D15 + D2 + 1$ .

### 3.5.5.4.4.9 enum maple\_ttype\_dre\_t

Number of DRE engines.

Valid only during Turbo decoding.

Enumerator

***TVPE\_ONE\_DRE*** Single DRE engine.

***TVPE\_TWO\_DRE*** Two DRE engines.

***TVPE\_FOUR\_DRE*** Four DRE engines.

### 3.5.5.4.4.10 enum maple\_ttype\_mbus\_prio\_t

eTVPE MBUS Priority.

Enumerator

***TVPE\_MBUS\_PRIORITY\_0*** The AXI Bus accesses related to that BD are initiated with priority 0.

***TVPE\_MBUS\_PRIORITY\_1*** The AXI Bus accesses related to that BD are initiated with priority 1.

***TVPE\_MBUS\_PRIORITY\_2*** The AXI Bus accesses related to that BD are initiated with priority 2.

***TVPE\_MBUS\_PRIORITY\_3*** The AXI Bus accesses related to that BD are initiated with priority 3.

### 3.5.5.4.4.11 enum maple\_ttype\_soft\_output\_t

Soft Output Enable.

Turbo decoder only.

### 3.5.5.4.12 enum maple\_tvpe\_vit\_set\_t

Viterbi Set.

Valid only for Viterbi decoding. Not supported on MSBA8100

Enumerator

***TVPE\_VIT\_SET\_1*** Use MTVPVS1CxP to configure TVVPVG0CR and TVVPVG1CR.

***TVPE\_VIT\_SET\_2*** Use MTVPVS2CxP to configure TVVPVG0CR and TVVPVG1CR.

***TVPE\_VIT\_SET\_3*** Use MTVPVS3CxP to configure TVVPVG0CR and TVVPVG1CR.

### 3.5.5.4.13 enum tvpe\_harq\_hus\_t

Enumerator

***TVPE\_TURBO\_HARQ\_NO\_UP\_SCL*** The Input data is not pre scaled before being added to the accumulator.

***TVPE\_TURBO\_HARQ\_UP\_SCL\_2*** The Input data is up scaled by 2 before being added to the accumulator.

***TVPE\_TURBO\_HARQ\_UP\_SCL\_4*** The Input data is up scaled by 4 before being added to the accumulator.

***TVPE\_TURBO\_HARQ\_UP\_SCL\_8*** The Input data is up scaled by 8 before being added to the accumulator.

## 3.5.6 Maple FTPE API

### 3.5.6.1 Overview

MAPLE FTPE Initialization and Runtime API

MAPLE FTPE Initialization and Runtime API

### Modules

- [FTPE Initialization](#)
- [FTPE Runtime](#)

### 3.5.6.2 FTPE Initialization

#### 3.5.6.2.1 Overview

FTPE device initialization API

MapleB3 FTPE device initialization API

## MAPLE-B3 Module API

### Data Structures

- struct `ftpe_size_params_t`
- struct `ftpe_open_params_t`

### Macros

- `#define FTPE_MAX_NUM_BD_FOR_DISPATCH 32`
- `#define FTPE_PARAM_DSS_NUM 6`
- `#define MAPLE_FTPE_BCIS_EN 0x00000008`

### Typedefs

- `typedef maple_pe_init_params_t maple_ftpe_init_params_t`
- `typedef struct maple_pe_init_params_s maple_ftpe_init_params_s`
- `typedef maple_pe_ch_open_params_t maple_ftpe_ch_open_params_t`

### Enumerations

- `enum maple_ftpe_buff_config_t {  
 OUTPUT1_POST1_PRE1, OUTPUT2_POST0_PRE1, OUTPUT2_POST1_PRE0,  
 OUTPUT1_POST2_PRE0 }  
• enum`

### Functions

- `os_status mapleFtpeInitialize (maple_ftpe_init_params_s *init_params, unsigned int num_devices,  
os_status(*channel_dispatch)(void *channel, void *jobs, int *num_jobs), void(*channel_reap)(void  
*channel, void *maple))`

### FTPE Device Names and IDs

```
Device IDs for FTPE0 FTPE1 FTPE2;  
Device Names for FTPE0 FTPE1 FTPE2;
```

- `enum { FTPE_DEV_ID_0 = 0, FTPE_DEV_ID_1 = 1, FTPE_DEV_ID_2 = 2 }`
- `#define MAPLE_0_FTPE_0_NAME "FTPE0"`
- `#define MAPLE_0_FTPE_1_NAME "FTPE01"`
- `#define MAPLE_0_FTPE_2_NAME "FTPE02"`
- `#define MAPLE_1_FTPE_0_NAME "FTPE10"`
- `#define MAPLE_1_FTPE_1_NAME "FTPE11"`
- `#define MAPLE_1_FTPE_2_NAME "FTPE12"`
- `#define MAPLE_2_FTPE_0_NAME "FTPE20"`
- `#define MAPLE_2_FTPE_1_NAME "FTPE21"`

### 3.5.6.2.2 Data Structure Documentation

#### 3.5.6.2.2.1 struct ftpe\_size\_params\_t

Parameters for initializing the iFFT (Data Size registers)

Used as a part of LLD [ftpe\\_open\\_params\\_t](#)

##### 3.5.6.2.2.1.1 Field Documentation

###### 3.5.6.2.2.1.2 uint32\_t ftpe\_size\_params\_t::ds0

DS0 Data Size 0.

###### 3.5.6.2.2.1.3 uint32\_t ftpe\_size\_params\_t::ds1

DS1 Data Size 1.

###### 3.5.6.2.2.1.4 uint32\_t ftpe\_size\_params\_t::ds2

DS2 Data Size 2.

###### 3.5.6.2.2.1.5 uint32\_t ftpe\_size\_params\_t::ds3

DS3 Data Size 3.

###### 3.5.6.2.2.1.6 uint32\_t ftpe\_size\_params\_t::ds4

DS4 Data Size 4.

###### 3.5.6.2.2.1.7 uint32\_t ftpe\_size\_params\_t::ds5

DS5 Data Size 5.

#### 3.5.6.2.2.2 struct ftpe\_open\_params\_t

MAPLE FTPE LLD Device Open paramaters.

##### Data Fields

- void \* [maple\\_handle](#)
- [maple\\_pe\\_bd\\_priority\\_t](#) [maple\\_pe\\_bd\\_priority](#)
- [maple\\_pe\\_num\\_bd\\_t](#) [maple\\_pe\\_num\\_bd](#)
- uint32\_t [ftpe\\_config](#)
- [ftpe\\_size\\_params\\_t](#)(\* [ftpe\\_data\\_size\\_sets](#) )[FTPE\_PARAM\_DSS\_NUM]

##### 3.5.6.2.2.2.1 Field Documentation

###### 3.5.6.2.2.2.2 void\* ftpe\_open\_params\_t::maple\_handle

Handle returned from [osCopDeviceOpen\(\)](#) for MAPLE controller.

## MAPLE-B3 Module API

### 3.5.6.2.2.2.3 `maple_pe_bd_priority_t ftpe_open_params_t::maple_pe_bd_priority`

BD rings priority scheduling - only configured by MAPLE master.

### 3.5.6.2.2.2.4 `maple_pe_num_bd_t ftpe_open_params_t::maple_pe_num_bd`

The number of BD rings for each priority - only configured by MAPLE master.

### 3.5.6.2.2.2.5 `uint32_t ftpe_open_params_t::ftpe_config`

Parameter for global configurations register of the EFTPE.

See BC, BCIS in RM.

### 3.5.6.2.2.2.6 `ftpe_size_params_t(* ftpe_open_params_t::ftpe_data_size_sets)[FTPE_PARAM_DSS_NUM]`

A pointer to array.

Parameters for initializing the iFFT (Data Size sets parameters). May set to NULL for HW defaults

## 3.5.6.2.3 Macro Definition Documentation

### 3.5.6.2.3.1 `#define FTPE_MAX_NUM_BD_FOR_DISPATCH 32`

MAPLE FTPE Channel constrain.

### 3.5.6.2.3.2 `#define FTPE_PARAM_DSS_NUM 6`

The number of Data Size Sets 0 - 5.

### 3.5.6.2.3.3 `#define MAPLE_FTPE_BCIS_EN 0x00000008`

Backward Compatible Input Scale; Used for open\_params->ftpe\_config.

### 3.5.6.2.3.4 `#define MAPLE_0_FTPE_0_NAME "FTPE00"`

FTPE 0 Name on MAPLE 0.

### 3.5.6.2.3.5 `#define MAPLE_0_FTPE_1_NAME "FTPE01"`

FTPE 1 Name on MAPLE 0.

### 3.5.6.2.3.6 `#define MAPLE_0_FTPE_2_NAME "FTPE02"`

FTPE 2 Name on MAPLE 0.

### 3.5.6.2.3.7 `#define MAPLE_1_FTPE_0_NAME "FTPE10"`

FTPE 0 Name on MAPLE 1.

**3.5.6.2.3.8 #define MAPLE\_1\_FTPE\_1\_NAME "FTPE11"**

FTPE 1 Name on MAPLE 1.

**3.5.6.2.3.9 #define MAPLE\_1\_FTPE\_2\_NAME "FTPE12"**

FTPE 2 Name on MAPLE 1.

**3.5.6.2.3.10 #define MAPLE\_2\_FTPE\_0\_NAME "FTPE20"**

FTPE 0 Name on MAPLE 2.

**3.5.6.2.3.11 #define MAPLE\_2\_FTPE\_1\_NAME "FTPE21"**

FTPE 1 Name on MAPLE 2.

**3.5.6.2.4 Ttypedef Documentation****3.5.6.2.4.1 `typedef maple_pe_init_params_t maple_ftpe_init_params_t`**

MAPLE FTPE initialization parameters type for multiple PEs.

**3.5.6.2.4.2 `typedef struct maple_pe_init_params_s maple_ftpe_init_params_s`**

MAPLE FTPE initialization parameters type for one PE.

**3.5.6.2.4.3 `typedef maple_pe_ch_open_params_t maple_ftpe_ch_open_params_t`**

MAPLE FTPE channel open parameters type.

**3.5.6.2.5 Enumeration Type Documentation****3.5.6.2.5.1 `enum maple_ftpe_buff_config_t`**

Buffers Configuration.

Used for `open_params->ftpe_config`

Enumerator

***OUTPUT1\_POST1\_PRE1*** One output buffer, one post multiplier buffer and one pre multiplier buffer.

***OUTPUT2\_POST0\_PRE1*** Double output buffer, one pre - multiplier buffer.

***OUTPUT2\_POST1\_PRE0*** Double output buffer, one post multiplier buffer.

***OUTPUT1\_POST2\_PRE0*** One output buffer, double post multiplier buffer.

**3.5.6.2.5.2 anonymous enum**

MAPLE FTPE steering bits pointers mapping.

## MAPLE-B3 Module API

Use it for accessing relevant `maple_pe_ch_open_params_t.steering_bits[x]`

### 3.5.6.2.5.3 anonymous enum

FTPE device ID.

Enumerator

- `FTPE_DEV_ID_0` FTPE 0 id.
- `FTPE_DEV_ID_1` FTPE 1 id.
- `FTPE_DEV_ID_2` FTPE 2 id.

### 3.5.6.2.6 Function Documentation

**3.5.6.2.6.1 `os_status mapleFtpelInitialize ( maple_ftpe_init_params_s * init_params, unsigned int num_devices, os_status(*)(void *channel, void *jobs, int *num_jobs) channel_dispatch, void(*)(void *channel, void *maple) channel_reap )`**

Initializes the FTPE driver's structures

The driver can supply default MAPLE parameters for initialization. The user can override these parameters by specifying an alternative MAPLE parameters structure. Although this function is called by all cores, only the master core performs the initialization of the MAPLE registers.

Parameters

in	<i>init_params</i>	- MAPLE Initialization parameters. if NULL, default MAPLE parameters will be used.
in	<i>num_devices</i>	- Number of FTPE devices
in	<i>channel_dispatch</i>	- Pointer to channel dispatch function.
in	<i>channel_reap</i>	- Pointer to channel reap function.

Returns

`OS_SUCCESS`

Warning

This function is generally called by `osArchInitialize()` as part of the kernel and drivers

### 3.5.6.3 FTPE Runtime

#### 3.5.6.3.1 Overview

FTPE Runtime API

## Data Structures

- struct `maple_ftpe_mult_buff_params_t`
- union `maple_ftpe_job_extension_t`
- struct `maple_ftpe_job_t`

## MAPLE FTPE Channel Control Commands

- #define `MAPLE_FTPE_CMD_RX_POLL` MAPLE\_PE\_CH\_CMD\_RX\_POLL

## FTPE Device Control Commands

- #define `MAPLE_FTPE_CMD_PRE_POST_UPDATE` (0x00000300 | COP\_LLD\_COMMAND)
- #define `MAPLE_FTPE_CMD_GET_PE_ACCUMULATOR` (0x00000400 | COP\_LLD\_COMMAND)

## MAPLE eFTPE FLAGS for `maple_ftpe_job_t.first_flags`

- enum
- #define `FTPE_BD_MANUAL_ACTIVATION` 0x80000000
- #define `FTPE_BD_CFG0_FC_CG` 0x00080000
- #define `FTPE_BD_CFG0_DSTZP(K)` ((K) << 6)
- #define `FTPE_BD_CFG0_OFFKB` (0x1 << 0)
- #define `FTPE_BD_CFG0_OFF16` (0x1 << 1)
- #define `FTPE_BD_PACKED_EXP_STAT` (0x1 << 2)
- #define `FTPE_BD_CFG0_PRBIE` (0x1 << 3)
- #define `FTPE_BD_CFG0_SOUS` (0x1 << 4)
- #define `FTPE_BD_COHERENCY_MODE` (0x1 << 5)
- #define `FTPE_BD_CFG0_INT_EN` 0x10000000

## MAPLE eFTPE FLAGS for `maple_ftpe_job_t.second_flags`

- enum `maple_ftpe_post_vec_t` { `FTPE_POST_MULTI_DISABLE` = 0x00000000, `FTPE_POST_MULTI_EN_NO_UPDATE` = 0x08000000, `FTPE_POST_MULTI_EN_AND_UPDATE` = 0x18000000 }
- enum `maple_ftpe_pre_vec_t` { `FTPE_PRE_OPERATION_DISABLE` = 0x00000000, `FTPE_PRE_OPERATION_EN_NO_UPDATE` = 0x00000800, `FTPE_PRE_OPERATION_EN_AND_UPDATE` = 0x00001800 }
- enum `maple_ftpe_post_scale_t`
- enum `maple_ftpe_extra_scale_t`
- enum `maple_ftpe_data_size_set_t` { `FTPE_DATA_SIZE_SET_GI` = 0x00000000 }
- #define `FTPE_BD_CFG1_AIUS` 0x80000000
- #define `FTPE_BD_CFG1_PROUT` 0x40000000
- #define `FTPE_BD_CFG1_PSMUR` 0x20000000
- #define `FTPE_BD_CFG1_ZERO_PAD` 0x04000000
- #define `FTPE_BD_CFG1_SINS` 0x02000000
- #define `FTPE_BD_CFG1_CPRE` 0x01000000
- #define `FTPE_BD_CFG1_GRDC` 0x00080000
- #define `FTPE_BD_CFG1_AFS` 0x00040000
- #define `FTPE_BD_CFG1_PSTME` 0x00008000

## MAPLE-B3 Module API

- #define FTPE\_BD\_CFG1\_CPIE 0x00004000
- #define FTPE\_BD\_CFG1\_GR\_EN 0x00002000
- #define FTPE\_BD\_CFG1\_OVA\_SCL 0x00000400
- #define FTPE\_BD\_CFG1\_SCL\_TYPE 0x00000200
- #define FTPE\_BD\_CFG1\_ITE 0x00000100
- #define FTPE\_BD\_CFG1\_GI\_EN 0x00000080

### MAPLE eFTPE FLAGS for maple\_ftpe\_job\_t.third\_flags

- enum maple\_ftpe\_axi\_pr\_t {
 FTPE\_BD\_AXI\_PR\_0 = 0x00000000, FTPE\_BD\_AXI\_PR\_1 = 0x00000001, FTPE\_BD\_AXI\_PR\_2 = 0x00000002,  
 FTPE\_BD\_AXI\_PR\_3 = 0x00000003 }

### MAPLE eFTPE FLAGS for maple\_ftpe\_job\_t.fourth\_flags

- #define FTPE\_BD\_CFG3\_PM\_SCL 0x80000000
- #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG0(BITS) ((BITS) << 28)
- #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG1(BITS) ((BITS) << 25)
- #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG2(BITS) ((BITS) << 22)
- #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG3(BITS) ((BITS) << 19)
- #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG4(BITS) ((BITS) << 16)
- #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG5(BITS) ((BITS) << 13)
- #define FTPE\_BD\_CFG3\_IN\_SCL(N) ((N) << 9)
- #define FTPE\_BD\_CFG3\_ADP\_OVA\_SCL(N) (N)

### MAPLE eFTPE FLAGS for maple\_ftpe\_job\_t.fifth\_flags

- #define FTPE\_BD\_CFG4\_CPS(N) ((N) << 23)
- #define FTPE\_BD\_CFG4\_BD\_RPT(N) ((N) << 16)

#### 3.5.6.3.2 Data Structure Documentation

##### 3.5.6.3.2.1 struct maple\_ftpe\_mult\_buff\_params\_t

MAPLE eFTPE Pre/Post Multiplication Buffer parameters.

See [MAPLE\\_FTPE\\_CMD\\_PRE\\_POST\\_UPDATE](#)

#### Data Fields

- void \* pre\_buff\_ptr
- void \* pst\_buff\_ptr
- uint16\_t pre\_buff\_size
- uint16\_t pst\_buff\_size
- uint8\_t pst\_steering\_bits
- uint8\_t pre\_steering\_bits

### 3.5.6.3.2.1.1 Field Documentation

#### 3.5.6.3.2.1.2 void\* maple\_ftpe\_mult\_buff\_params\_t::pre\_buff\_ptr

Pre Operation buffer pointer; this pointer won't be virt to phys translated by driver.

#### 3.5.6.3.2.1.3 void\* maple\_ftpe\_mult\_buff\_params\_t::pst\_buff\_ptr

Post Multiplication buffer pointer; this pointer won't be virt to phys translated by driver.

#### 3.5.6.3.2.1.4 uint16\_t maple\_ftpe\_mult\_buff\_params\_t::pre\_buff\_size

Pre Multiplication buffer size.

#### 3.5.6.3.2.1.5 uint16\_t maple\_ftpe\_mult\_buff\_params\_t::pst\_buff\_size

Post Multiplication buffer size.

#### 3.5.6.3.2.1.6 uint8\_t maple\_ftpe\_mult\_buff\_params\_t::pst\_steering\_bits

Post multiplication buffer pointer steering bits Use the following flags to set steering\_bits field MAPLE\_E\_STEERING\_DSP\_CLUSTER\_0, MAPLE\_STEERING\_DSP\_CLUSTER\_1, MAPLE\_STEERING\_DSP\_CLUSTER\_2, MAPLE\_STEERING\_CHB, MAPLE\_STEERING\_MAPLE\_TRG.

#### 3.5.6.3.2.1.7 uint8\_t maple\_ftpe\_mult\_buff\_params\_t::pre\_steering\_bits

Pre multiplication buffer pointer steering bits Use the following flags to set steering\_bits field MAPLE\_E\_STEERING\_DSP\_CLUSTER\_0, MAPLE\_STEERING\_DSP\_CLUSTER\_1, MAPLE\_STEERING\_DSP\_CLUSTER\_2, MAPLE\_STEERING\_CHB, MAPLE\_STEERING\_MAPLE\_TRG.

### 3.5.6.3.2.2 union maple\_ftpe\_job\_extension\_t

MAPLE eFTPE job's extension maple\_ftpe\_job\_t->extension\_ptr.

#### Data Fields

- uint32\_t extension\_header [0x9]
- uint32\_t fcg:1
- uint32\_t cg:1
- uint32\_t fc\_rpt:1
- uint32\_t fc\_pre:1
- uint32\_t fc\_in\_sc:16
- void \* fcb\_ptr
- uint16\_t fc\_base\_real
- uint16\_t fc\_base\_img
- uint16\_t fc\_size
- uint16\_t fc\_step\_size
- uint32\_t fc\_shift\_real:24
- uint32\_t next\_num\_pi:3
- uint32\_t chip\_offset:16
- uint32\_t curr\_num\_pi:3
- uint32\_t slot\_gen\_off:4

## MAPLE-B3 Module API

- `uint32_t lss:1`
- `uint32_t ssn:24`
- `uint32_t code_length:16`
- `uint32_t slot_num:4`
- `void * preas_scl_ptr`
- `uint32_t fc_shift_img:24`

### 3.5.6.3.2.2.1 Field Documentation

#### 3.5.6.3.2.2.2 `uint32_t maple_ftpe_job_extension_t::extension_header[0x9]`

Used for faster headers setting/ writing.

#### 3.5.6.3.2.2.3 `uint32_t maple_ftpe_job_extension_t::fcg`

Frequency Correction Generation.

#### 3.5.6.3.2.2.4 `uint32_t maple_ftpe_job_extension_t::cg`

Code Generation.

#### 3.5.6.3.2.2.5 `uint32_t maple_ftpe_job_extension_t::fc_rpt`

Frequency Correct Repeat.

#### 3.5.6.3.2.2.6 `uint32_t maple_ftpe_job_extension_t::fc_pre`

Frequency Correction Pre Multiply.

#### 3.5.6.3.2.2.7 `uint32_t maple_ftpe_job_extension_t::fc_in_sc`

Frequency Correction Input Step Counter.

#### 3.5.6.3.2.2.8 `void* maple_ftpe_job_extension_t::fcb_ptr`

Frequency Correction Base value Pointer.

Valid only if FCG is enabled, FC\_PTR is set and BD\_RPT > 0.

#### 3.5.6.3.2.2.9 `uint16_t maple_ftpe_job_extension_t::fc_base_real`

Frequency Correction Base Value Real Part.

#### 3.5.6.3.2.2.10 `uint16_t maple_ftpe_job_extension_t::fc_base_img`

Frequency Correction Base Value Imaginary Part.

#### 3.5.6.3.2.2.11 `uint16_t maple_ftpe_job_extension_t::fc_size`

Frequency Correction Size.

**3.5.6.3.2.2.12 uint16\_t maple\_ftpe\_job\_extension\_t::fc\_step\_size**

Frequency Correction Step Size.

**3.5.6.3.2.2.13 uint32\_t maple\_ftpe\_job\_extension\_t::fc\_shift\_real**

Frequency Correction Shift Value Real Part.

**3.5.6.3.2.2.14 uint32\_t maple\_ftpe\_job\_extension\_t::next\_num\_pi**

Next Number of Pilots.

**3.5.6.3.2.2.15 uint32\_t maple\_ftpe\_job\_extension\_t::chip\_offset**

Chip Offset.

**3.5.6.3.2.2.16 uint32\_t maple\_ftpe\_job\_extension\_t::curr\_num\_pi**

Current Number of Pilots.

**3.5.6.3.2.2.17 uint32\_t maple\_ftpe\_job\_extension\_t::slot\_gen\_off**

Slot Generation Off.

**3.5.6.3.2.2.18 uint32\_t maple\_ftpe\_job\_extension\_t::lss**

Long Scrambling Sequence.

**3.5.6.3.2.2.19 uint32\_t maple\_ftpe\_job\_extension\_t::ssn**

Scrambling Sequence Number.

**3.5.6.3.2.2.20 uint32\_t maple\_ftpe\_job\_extension\_t::code\_length**

Code Length.

**3.5.6.3.2.2.21 uint32\_t maple\_ftpe\_job\_extension\_t::slot\_num**

Slot Number.

**3.5.6.3.2.2.22 void\* maple\_ftpe\_job\_extension\_t::reas\_scl\_ptr**

Pre Addition/Subtraction Scale Value if (BD\_RPT=0) or Pre Addition/Subtraction Scale Value Pointer.

**3.5.6.3.2.2.23 uint32\_t maple\_ftpe\_job\_extension\_t::fc\_shift\_img**

Frequency Correction Shift Value Imaginary Part.

**3.5.6.3.2.3 struct maple\_ftpe\_job\_t**

MAPLE eFTPE job structure.

## MAPLE-B3 Module API

This structure should be passed to the LLD on the `cop_job_handle.device_specific` field in order for the LLD to build the necessary BD

### Data Fields

- `uint32_t first_flags`
- `uint32_t second_flags`
- `uint32_t third_flags`
- `uint32_t fourth_flags`
- `uint32_t fifth_flags`
- `uint32_t buffer_size`
- `void * input`
- `void * output`
- `void * bd_rpt_stat_ptr`
- `void * pre_operation_ptr`
- `void * post_multiplier_ptr`
- `void * per_resb_exp_ptr`
- `maple_ftpe_job_extension_t * extension_ptr`
- `uint8_t bd_index`
- `void * post_multiplication`
- `uint16_t post_mult_real`
- `uint16_t post_mult_img`
- `void * in_exp_ptr`
- `uint8_t input_exponent`

#### 3.5.6.3.2.3.1 Field Documentation

##### 3.5.6.3.2.3.2 `uint32_t maple_ftpe_job_t::first_flags`

User should provide a mask of the following defines; Should be initialized to 0; Minimal sanity check for input parameters; `FTPE_BD_CFG0_FC_CG`, `FTPE_BD_CFG0_INT_EN`, `FTPE_BD_CFG0_DST_ZP(K)`, `FTPE_BD_CFG0_OFFKB`, `FTPE_BD_CFG0_OFF16`, `FTPE_BD_CFG0_SOUS`, `FTPE_BD_CFG0_PRBIE`, `FTPE_PRE_MULTIPLICATION_OPERATION`, `FTPE_PRE_ADDITION_OPERATION`, `FTPE_PRE_SUBTRACTION_OPERATION`.

##### 3.5.6.3.2.3.3 `uint32_t maple_ftpe_job_t::second_flags`

User should provide a mask of the following defines; Should be initialized to 0; Minimal sanity check for input parameters; `FTPE_BD_CFG1_AIUS`, `FTPE_BD_CFG1_PRMUR`, `FTPE_BD_CFG1_PSMUR`, `FTPE_BD_CFG1_ZERO_PAD`, `FTPE_BD_CFG1_SINS`, `FTPE_BD_CFG1_CPRE`, `FTPE_BD_CFG1_GRDC`, `FTPE_BD_CFG1_AFS`, `FTPE_BD_CFG1_PSTME`, `FTPE_BD_CFG1_CPIE`, `FTPE_BD_CFG1_GR_EN`, `FTPE_BD_CFG1_OVA_SCL`, `FTPE_BD_CFG1_SCL_TYPE`, `FTPE_BD_CFG1_IT_E`, `FTPE_BD_CFG1_GI_EN`, `maple_ftpe_post_vec_t`, `maple_ftpe_pre_vec_t`, `maple_ftpe_post_scale_t`, `maple_ftpe_extra_scale_t`, `maple_ftpe_data_size_set_t`.

##### 3.5.6.3.2.3.4 `uint32_t maple_ftpe_job_t::third_flags`

User should provide a mask of the following defines; Should be initialized to 0; Minimal sanity check for input parameters; `maple_ftpe_mbus_pr_t`.

### **3.5.6.3.2.3.5 uint32\_t maple\_ftpe\_job\_t::fourth\_flags**

User should provide a mask of the following defines; Should be initialized to 0; Minimal sanity check for input parameters; FTPE\_BD\_CFG3\_PM\_SCL, FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG0(BIT↔S), FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG1(BITS), FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG2(B↔ITS), FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG3(BITS), FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG4(↔BITS), FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG5(BITS), FTPE\_BD\_CFG3\_IN\_SCL(N), FTPE\_BD↔\_CFG3\_AD\_P\_OVA\_SCL(N)

### **3.5.6.3.2.3.6 uint32\_t maple\_ftpe\_job\_t::fifth\_flags**

User should provide a mask of the following defines; Should be initialized to 0; Minimal sanity check for input parameters; FTPE\_BD\_CFG4\_CPS(N), FTPE\_BD\_CFG4\_BD\_RPT(N)

### **3.5.6.3.2.3.7 uint32\_t maple\_ftpe\_job\_t::buffer\_size**

Transform Length ID.

### **3.5.6.3.2.3.8 void\* maple\_ftpe\_job\_t::post\_multiplication**

Valid only if the PSTME bit is enabled and BD\_RPT > 0.

### **3.5.6.3.2.3.9 uint16\_t maple\_ftpe\_job\_t::post\_mult\_real**

Post Multiplication Imaginary.

### **3.5.6.3.2.3.10 uint16\_t maple\_ftpe\_job\_t::post\_mult\_img**

Post Multiplication Real.

### **3.5.6.3.2.3.11 void\* maple\_ftpe\_job\_t::input**

Address of input.

### **3.5.6.3.2.3.12 void\* maple\_ftpe\_job\_t::output**

Address output.

### **3.5.6.3.2.3.13 void\* maple\_ftpe\_job\_t::bd\_rpt\_stat\_ptr**

BD Repeat Status Pointer.

### **3.5.6.3.2.3.14 void\* maple\_ftpe\_job\_t::pre\_operation\_ptr**

Pre-Operation Pointer.

Points to the address in the system memory where the new data for pre-operation memory is located.

## MAPLE-B3 Module API

### **3.5.6.3.2.3.15 void\* maple\_ftpe\_job\_t::post\_multiplier\_ptr**

Post-Multiplier Pointer.

Points to the address in the system memory where the new data for post-multiplier memory is located.

### **3.5.6.3.2.3.16 void\* maple\_ftpe\_job\_t::in\_exp\_ptr**

INP\_EXP\_PTR field in BD.

### **3.5.6.3.2.3.17 uint8\_t maple\_ftpe\_job\_t::input\_exponent**

Input Exponent value (scale)

### **3.5.6.3.2.3.18 void\* maple\_ftpe\_job\_t::per\_resb\_exp\_ptr**

Per Resource Block Input Exponent Pointer.

### **3.5.6.3.2.3.19 maple\_ftpe\_job\_extension\_t\* maple\_ftpe\_job\_t::extension\_ptr**

A pointer to the extension needed for Code Generation feature.

### **3.5.6.3.2.3.20 uint8\_t maple\_ftpe\_job\_t::bd\_index**

Job's index in the BD ring.

Will be assigned by the driver

## 3.5.6.3 Macro Definition Documentation

### **3.5.6.3.3.1 #define MAPLE\_FTPE\_CMD\_RX\_POLL MAPLE\_PE\_CH\_CMD\_RX\_POLL**

Poll the channel for finished jobs.

Use MAPLE\_PE\_CH\_CMD\_RX\_POLL instead

### **3.5.6.3.3.2 #define MAPLE\_FTPE\_CMD\_PRE\_POST\_UPDATE (0x00000300 | COP\_LLD\_COMMAND)**

Pre and Post Multiplication Memory update, use MAPLE\_CMD\_PCR\_ACTIVATE\_WITH\_POLL right after it; Pass pointer to [maple\\_ftpe\\_mult\\_buff\\_params\\_t](#) as a parameter.

### **3.5.6.3.3.3 #define MAPLE\_FTPE\_CMD\_GET\_PE\_ACCUMULATOR (0x00000400 | COP\_LLD\_COMMAND)**

Sample a PE accumulator, The delta between two samples of the PEs accumulator indicates the number of maple cycles the specific PE was in processing state (including IO u-code and HW duration).

**3.5.6.3.3.4 #define FTPE\_BD\_MANUAL\_ACTIVATION 0x80000000**

Prevent the driver from dispatching the job, MAPLE will wait until the user calls a Channel Ctrl Command to activate the job.

**3.5.6.3.3.5 #define FTPE\_BD\_CFG0\_FC\_CG 0x00080000**

Frequency Correction or Code Generation extension.

**3.5.6.3.3.6 #define FTPE\_BD\_CFG0\_DSTZP( K ) ((K) << 6)**

Data Size to Zero Padding.

**3.5.6.3.3.7 #define FTPE\_BD\_CFG0\_OFFKB (0x1 << 0)**

Offset in KBytes; Valid only for FFT operation and when the BD repeat option is enabled; Will be copied by driver to BD[OBO].

**3.5.6.3.3.8 #define FTPE\_BD\_CFG0\_OFF16 (0x1 << 1)**

Offset in 16 Bytes; Valid only for DFT/iDFT operation and when the BD repeat option is enabled; Will be copied by driver to BD[OBO].

**3.5.6.3.3.9 #define FTPE\_BD\_PACKED\_EXP\_STAT (0x1 << 2)**

Packed structure arrangement of the CMP\_RSN and ADP\_OVA\_SCL\_ST.

**3.5.6.3.3.10 #define FTPE\_BD\_CFG0\_PRBIE (0x1 << 3)**

Per Resource Block Input Exponent; Will be copied by driver to BD[PRBIE\_PTR].

**3.5.6.3.3.11 #define FTPE\_BD\_CFG0\_SOUS (0x1 << 4)**

Short Output Structure indication; Will be copied by driver to BD[SOUS].

**3.5.6.3.3.12 #define FTPE\_BD\_COHERENCY\_MODE (0x1 << 5)**

In coherency mode the uCode resets the owner bit only after the data is written to external buffer (unlike in regular mode in which the owner bit is reset after the DMA command, but the data may not be ready in the external buffet yet).

Will be copied by driver to BD[COHERENCY\_MODE]

**3.5.6.3.3.13 #define FTPE\_BD\_CFG0\_INT\_EN 0x10000000**

Interrupt enable.

**3.5.6.3.3.14 #define FTPE\_BD\_CFG1\_AIUS 0x80000000**

Adaptive Input Scaling.

## MAPLE-B3 Module API

Valid only in Adaptive Scale mode (SCL\_TYPE=0).

### **3.5.6.3.3.15 #define FTPE\_BD\_CFG1\_PROUT 0x40000000**

Pre Operation Repeat.

Valid only if BD repeat (BD\_RPT > 0).

### **3.5.6.3.3.16 #define FTPE\_BD\_CFG1\_PSMUR 0x20000000**

Post Multiplier Repeat.

Valid only if BD repeat (BD\_RPT > 0).

### **3.5.6.3.3.17 #define FTPE\_BD\_CFG1\_ZERO\_PAD 0x04000000**

Zero Padding.

Indicates the eFTPE to add zero padding to the input data.

### **3.5.6.3.3.18 #define FTPE\_BD\_CFG1\_SINS 0x02000000**

Short Input Structure.

### **3.5.6.3.3.19 #define FTPE\_BD\_CFG1\_CPRE 0x01000000**

Cyclic Prefix Removal Enable.

Valid only if BD Repeat option is enabled.

### **3.5.6.3.3.20 #define FTPE\_BD\_CFG1\_GRDC 0x00080000**

Guard Removal of DC.

Valid only if the GR bit of the eFTPE BD is set.

### **3.5.6.3.3.21 #define FTPE\_BD\_CFG1\_AFS 0x00040000**

Align to First Scale.

Valid only if BD\_RPT > 0, SCL\_TYPE = 0

### **3.5.6.3.3.22 #define FTPE\_BD\_CFG1\_PSTM 0x00008000**

Post Multiplication Enable.

If set, the eFTPE multiplies all FFT/DFT output samples with the complex value as described in PSTM<sub>REAL</sub> and PSTM<sub>IMG</sub> of the eFTPE BD.

### **3.5.6.3.3.23 #define FTPE\_BD\_CFG1\_CPIE 0x00004000**

Cyclic Prefix Insertion Enable.

**3.5.6.3.3.24 #define FTPE\_BD\_CFG1\_GR\_EN 0x00002000**

Guard Removal.

Guard Removal output data mode enable. Valid only if (ITE = 0).

**3.5.6.3.3.25 #define FTPE\_BD\_CFG1\_OVA\_SCL 0x00000400**

Overall Scaling.

Valid only for adaptive scaling (SCL\_TYPE=0).

**3.5.6.3.3.26 #define FTPE\_BD\_CFG1\_SCL\_TYPE 0x00000200**

Scaling Type.

User defined scaling is performed.

**3.5.6.3.3.27 #define FTPE\_BD\_CFG1\_ITE 0x00000100**

Inverse Transform Enable.

**3.5.6.3.3.28 #define FTPE\_BD\_CFG1\_GI\_EN 0x00000080**

Guard Insertion.

Guard Insertion input data mode enable.

**3.5.6.3.3.29 #define FTPE\_BD\_CFG3\_PM\_SCL 0x80000000**

User scaling after pre-multiplication.

Valid only if the SCL\_TYPE field of the BD is set.

**3.5.6.3.3.30 #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG0( *BITS* ) ((BITS) << 28)**

The results of stage 0 are scaled down (shift right) by BITS.

**3.5.6.3.3.31 #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG1( *BITS* ) ((BITS) << 25)**

The results of stage 1 are scaled down (shift right) by BITS.

**3.5.6.3.3.32 #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG2( *BITS* ) ((BITS) << 22)**

The results of stage 2 are scaled down (shift right) by BITS.

**3.5.6.3.3.33 #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG3( *BITS* ) ((BITS) << 19)**

The results of stage 3 are scaled down (shift right) by BITS.

**3.5.6.3.3.34 #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG4( *BITS* ) ((BITS) << 16)**

The results of stage 4 are scaled down (shift right) by BITS.

## MAPLE-B3 Module API

**3.5.6.3.3.35 #define FTPE\_BD\_CFG3\_USR\_SCL\_DWN\_STG5( *BITS* ) ((BITS) << 13)**

The results of stage 5 are scaled down (shift right) by BITS.

**3.5.6.3.3.36 #define FTPE\_BD\_CFG3\_IN\_SCL( *N* ) ((N) << 9)**

the input data is scaled up (shift left) by N before stage 0

**3.5.6.3.3.37 #define FTPE\_BD\_CFG3\_ADP\_OVA\_SCL( *N* ) (N)**

The overall needed scaling is N.

**3.5.6.3.3.38 #define FTPE\_BD\_CFG4\_CPS( *N* ) ((N) << 23)**

Cyclic Prefix Size.

Valid only if the CPIE bit or CPRE bit are enabled.

**3.5.6.3.3.39 #define FTPE\_BD\_CFG4\_BD\_RPT( *N* ) ((N) << 16)**

BD Repeat.

This field allows the use of the same BD, for multiple jobs.

### 3.5.6.3.4 Enumeration Type Documentation

#### 3.5.6.3.4.1 anonymous enum

Pre-Operation Type.

Will be copied by driver to BD[INP\_EXP\_PTR]

#### 3.5.6.3.4.2 enum maple\_ftpe\_post\_vec\_t

Post-Multiplier Vector enable / disable.

Enumerator

**FTPE\_POST\_MULTI\_DISABLE** Post-Multiplier is disabled.

**FTPE\_POST\_MULTI\_EN\_NO\_UPDATE** Post-Multiplier is enabled. The eFTPE uses the post-multiplier memory without updating it.

**FTPE\_POST\_MULTI\_EN\_AND\_UPDATE** Post-Multiplier is enabled. The MAPLE update the post-multiplier memory with new data.

#### 3.5.6.3.4.3 enum maple\_ftpe\_pre\_vec\_t

Pre Operation enable/ disable.

Enumerator

**FTPE\_PRE\_OPERATION\_DISABLE** Pre-Operation is disabled.

**FTPE\_PRE\_OPERATION\_EN\_NO\_UPDATE** Pre-Operation is enabled. The eFTPE uses the pre-operation memory without updating it.

**FTPE\_PRE\_OPERATION\_EN\_AND\_UPDATE** Pre-Operation is enabled. The MAPLE update the pre-operation memory with new data.

#### 3.5.6.3.4.4 enum maple\_ftpe\_post\_scale\_t

Post Multiplier Scaling.

Valid during only if (SCL\_TYPE=1) and (PSTMV=1).

#### 3.5.6.3.4.5 enum maple\_ftpe\_extra\_scale\_t

Extra Scaling.

Valid only if Adaptive Scaling is enabled and no if Overall Scaling is applied.

#### 3.5.6.3.4.6 enum maple\_ftpe\_data\_size\_set\_t

Data Size Set.

Indicates the MAPLE which set of Data Size parameters.

Enumerator

**FTPE\_DATA\_SIZE\_SET\_GI** Data Size register in eFTPE are assumed to be updated. Valid only if GI is set.

#### 3.5.6.3.4.7 enum maple\_ftpe\_axi\_pr\_t

MBus Priority.

Enumerator

**FTPE\_BD\_AXI\_PR\_0** The AXI accesses related to that BD are initiated with priority 0.

**FTPE\_BD\_AXI\_PR\_1** The AXI accesses related to that BD are initiated with priority 1.

**FTPE\_BD\_AXI\_PR\_2** The AXI accesses related to that BD are initiated with priority 2.

**FTPE\_BD\_AXI\_PR\_3** The AXI accesses related to that BD are initiated with priority 3.

### 3.5.7 Maple EQPE API

#### 3.5.7.1 Overview

MAPLE EQPE Initialization and Runtime API

#### Modules

- [EQPE Initialization](#)
- [EQPE Runtime](#)

## MAPLE-B3 Module API

### 3.5.7.2 EQPE Initialization

#### 3.5.7.2.1 Overview

EQPE device initialization API

#### Data Structures

- struct [eqpe\\_open\\_params\\_t](#)

#### Typedefs

- typedef [maple\\_pe\\_init\\_params\\_t](#) [maple\\_eqpe\\_init\\_params\\_t](#)
- typedef struct [maple\\_pe\\_init\\_params\\_s](#) [maple\\_eqpe\\_init\\_params\\_s](#)
- typedef [maple\\_pe\\_ch\\_open\\_params\\_t](#) [maple\\_eqpe\\_ch\\_open\\_params\\_t](#)

#### Enumerations

- enum

#### Functions

- os\_status [mapleEqpeInitialize](#) ([maple\\_eqpe\\_init\\_params\\_s](#) \*init\_params, unsigned int num\_devices, os\_status(\*channel\_dispatch)(void \*channel, void \*jobs, int \*num\_jobs), void(\*channel\_reap)(void \*channel, void \*maple))

#### MAPLE EQPE Device Names and IDs

- #define [EQPE\\_DEV\\_ID\\_0](#) 0
- #define [EQPE\\_DEV\\_ID\\_1](#) 1
- #define [EQPE\\_DEV\\_ID\\_2](#) 2
- #define [EQPE\\_DEV\\_ID\\_3](#) 3
- #define [EQPE\\_DEV\\_NAME\\_0](#) "EQPE0"
- #define [EQPE\\_DEV\\_NAME\\_1](#) "EQPE1"
- #define [EQPE\\_DEV\\_NAME\\_2](#) "EQPE2"
- #define [EQPE\\_DEV\\_NAME\\_3](#) "EQPE3"

#### 3.5.7.2.2 Data Structure Documentation

##### 3.5.7.2.2.1 struct [eqpe\\_open\\_params\\_t](#)

EQPE open device LLD parameters.

## Data Fields

- void \* `maple_handle`
- `maple_pe_bd_priority_t maple_pe_bd_priority`
- `maple_pe_num_bd_t maple_pe_num_bd`

### 3.5.7.2.2.1.1 Field Documentation

#### 3.5.7.2.2.1.2 `void* eqpe_open_params_t::maple_handle`

Handle returned from `osCopDeviceOpen()` for MAPLE controller.

#### 3.5.7.2.2.1.3 `maple_pe_bd_priority_t eqpe_open_params_t::maple_pe_bd_priority`

BD rings priority scheduling - only configured by MAPLE master.

#### 3.5.7.2.2.1.4 `maple_pe_num_bd_t eqpe_open_params_t::maple_pe_num_bd`

The number of BD rings for each priority - only configured by MAPLE master.

## 3.5.7.2.3 Macro Definition Documentation

### 3.5.7.2.3.1 `#define EQPE_DEV_ID_0 0`

EQPE 0 ID.

### 3.5.7.2.3.2 `#define EQPE_DEV_ID_1 1`

EQPE 1 ID.

### 3.5.7.2.3.3 `#define EQPE_DEV_ID_2 2`

EQPE 2 ID.

### 3.5.7.2.3.4 `#define EQPE_DEV_ID_3 3`

EQPE 3 ID.

### 3.5.7.2.3.5 `#define EQPE_DEV_NAME_0 "EQPE0"`

Maple EQPE 0 device name.

### 3.5.7.2.3.6 `#define EQPE_DEV_NAME_1 "EQPE1"`

Maple EQPE 1 device name.

### 3.5.7.2.3.7 `#define EQPE_DEV_NAME_2 "EQPE2"`

Maple EQPE 2 device name.

## MAPLE-B3 Module API

### 3.5.7.2.3.8 #define EQPE\_DEV\_NAME\_3 "EQPE3"

Maple EQPE 3 device name.

### 3.5.7.2.4 Typedef Documentation

#### 3.5.7.2.4.1 `typedef maple_pe_init_params_t maple_eqpe_init_params_t`

MAPLE EQPE initialization parameters type for multiple PEs.

#### 3.5.7.2.4.2 `typedef struct maple_pe_init_params_s maple_eqpe_init_params_s`

MAPLE EQPE initialization parameters type for one PE.

#### 3.5.7.2.4.3 `typedef maple_pe_ch_open_params_t maple_eqpe_ch_open_params_t`

MAPLE EQPE channel open parameters type.

### 3.5.7.2.5 Enumeration Type Documentation

#### 3.5.7.2.5.1 `anonymous enum`

MAPLE EQPE steering bits pointers mapping.

Use it for accessing relevant `maple_pe_ch_open_params_t.steering_bits[x]`

### 3.5.7.2.6 Function Documentation

#### 3.5.7.2.6.1 `os_status mapleEqpelInitialize ( maple_eqpe_init_params_s * init_params, unsigned int num_devices, os_status(*)(void *channel, void *jobs, int *num_jobs) channel_dispatch, void(*)(void *channel, void *maple) channel_reap )`

Initializes the EQPE driver's structures

Parameters

in	<i>init_params</i>	- EQPE Initialization parameters
in	<i>num_devices</i>	- Number of EQPE devices
in	<i>channel_dispatch</i>	- Pointer to channel dispatch function

in	<i>channel_reap</i>	- Pointer to channel reap function
----	---------------------	------------------------------------

Returns

OS\_SUCCESS

Warning

This function is generally called by `osArchInitialize()` as part of the kernel and drivers

### 3.5.7.3 EQPE Runtime

#### 3.5.7.3.1 Overview

EQPE Runtime API

#### Modules

- MAPLE EQPE BD

#### Macros

- #define `EQPE_MAX_NUM_BD_FOR_DISPATCH` 8

#### EQPE Device Control Commands

- enum `maple_eqpe_ecc_event_flag_t` {
   
`MAPLE_EQPE_ECC_ERR` = 0x80000000, `MAPLE_EQPE_ECC_SCU` = 0x00002000, `MAPLE_EQPE_ECC_IDU` = 0x00001000,
   
`MAPLE_EQPE_ECC_NBB` = 0x00000800, `MAPLE_EQPE_ECC_MOS` = 0x00000400, `MAPLE_EQPE_ECC_MO` = 0x00000200,
   
`MAPLE_EQPE_ECC_CMD` = 0x00000100, `MAPLE_EQPE_ECC_ISCL` = 0x00000080, `MAPLE_EQPE_ECC_Y` = 0x00000040,
   
`MAPLE_EQPE_ECC_F` = 0x00000020, `MAPLE_EQPE_ECC_S` = 0x00000010, `MAPLE_EQPE_ECC_W` = 0x00000008,
   
`MAPLE_EQPE_ECC_H` = 0x00000004, `MAPLE_EQPE_ECC_OSCL` = 0x00000002, `MAPLE_EQPE_ECC_OUT` = 0x00000001
 }
- #define `MAPLE_EQPE_CMD_GET_PE_ACCUMULATOR` (0x00000001 | COP\_LLD\_COMMAND)
- #define `MAPLE_EQPE_CMD_GET_ECC_EVENT_REG` (0x00000002 | COP\_LLD\_COMMAND)

#### MAPLE EQPE Channel Control Commands.

- #define `MAPLE_EQPE_CMD_RX_POLL` `MAPLE_EQPE_CH_CMD_RX_POLL`

## MAPLE-B3 Module API

### 3.5.7.3.2 Macro Definition Documentation

#### 3.5.7.3.2.1 #define EQPE\_MAX\_NUM\_BD\_FOR\_DISPATCH 8

Maximal number of EQPE BD per dispatch.

Defines the maximal number of BD that can be dispatched with a single call to [osCopChannelDispatch\(\)](#). The larger the number the higher the stack consumption is in the driver. Users may change this value, however it requires recompiling the drivers.

#### 3.5.7.3.2.2 #define MAPLE\_EQPE\_CMD\_GET\_PE\_ACCUMULATOR (0x00000001 | COP\_LLD\_COMMAND)

Sample a PE accumulator, The delta between two samples of the PEs accumulator indicates the number of maple cycles the specific PE was in processing state (including IO u-code and HW duration).

#### 3.5.7.3.2.3 #define MAPLE\_EQPE\_CMD\_GET\_ECC\_EVENT\_REG (0x00000002 | COP\_LLD\_COMMAND)

Returns ECC events of the EQPE2 memories.

param should be a pointer to a uint32\_t that will hold the return value. Use `maple_eqpe_ecc_event_flag_t` enum to retrieve information from the register

#### 3.5.7.3.2.4 #define MAPLE\_EQPE\_CMD\_RX\_POLL MAPLE\_PE\_CH\_CMD\_RX\_POLL

Pool the channel for finished jobs.

Use `MAPLE_PE_CH_CMD_RX_POLL` instead

### 3.5.7.3.3 Enumeration Type Documentation

#### 3.5.7.3.3.1 enum maple\_eqpe\_ecc\_event\_flag\_t

Enumerator

**MAPLE\_EQPE\_ECC\_ERR** ECC Error. When set this bit indicates that a multiple-bit error has occurred in one of the EQPE2 memories.

**MAPLE\_EQPE\_ECC\_SCU** SCU E Buffer ECC Error. When set this bit indicates that a multiple-bit error has occurred in this EQPE2 memory.

**MAPLE\_EQPE\_ECC\_IDU** IDU-MIB FIFO ECC Error. When set this bit indicates that a multiple-bit error has occurred in this EQPE2 memory.

**MAPLE\_EQPE\_ECC\_NBB** NV/BETA Buffer internal ECC Error or Output Scale Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the NV/beta memory by EQPE2 read access or at the Output Scale memory by host read.

**MAPLE\_EQPE\_ECC\_MOS** MIV Output Scale Buffer internal ECC Error or NV/BETA Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the MIV output scale memory by EQPE2 read access or at the NV/beta memory by host read.

**MAPLE\_EQPE\_ECC\_MO** MIV Output Buffer Internal ECC Error or MIV Output Scale Buffer

external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the MIV output memory by EQPE2 read access or at the MIV output scale memory by host read.

**MAPLE\_EQPE\_ECC\_CMD** CMD Buffer Internal ECC Error or MIV Output Scale Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the Command memory by EQPE2 read access or at the MIV output memory by host read.

**MAPLE\_EQPE\_ECC\_ISCL** Input Scale Buffer internal ECC Error or CMD Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the Input Scale memory by EQPE2 read access or at the Command memory by host read.

**MAPLE\_EQPE\_ECC\_Y** Y Buffer internal ECC Error or Input Scale Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the Y memory by EQP $\leftrightarrow$ E2read access or at the Input Scale memory by host read.

**MAPLE\_EQPE\_ECC\_F** F Buffer internal ECC Error or Y Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the F memory by EQPE2 read access or at the Y memory by host read.

**MAPLE\_EQPE\_ECC\_S** S Buffer internal ECC Error or F Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the S memory by EQPE2 read access or at the F memory by host read.

**MAPLE\_EQPE\_ECC\_W** W Buffer internal ECC Error or S Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the W memory by EQPE2 read access or at the S memory by host read.

**MAPLE\_EQPE\_ECC\_H** H Buffer internal ECC Error or W Buffer external ECC Error. When set this bit indicates that a multiple-bit error has occurred at the H memory by EQPE2 read access or at the W memory by host read.

**MAPLE\_EQPE\_ECC\_OSCL** Output Scale Buffer internal ECC Error or H Buffer external EC $\leftarrow$ C Error. When set this bit indicates that a multiple-bit error has occurred at the Output Scale memory by EQPE2 read access or at the Y memory by host read.

**MAPLE\_EQPE\_ECC\_OUT** Output Buffer ECC Error. When set this bit indicates that a multiple-bit error has occurred at the output memory.

### 3.5.7.3.4 MAPLE EQPE BD

#### 3.5.7.3.4.1 Overview

MAPLE EQPE Buffer Descriptor.

#### Data Structures

- struct [maple\\_eqpe\\_job\\_t](#)

#### Macros

- #define [EQPE\\_NUM\\_H\\_PTRS](#) 2
- #define [EQPE\\_NUM\\_F\\_PTRS](#) 4
- #define [EQPE\\_NUM\\_OUT\\_PTRS](#) 4

## MAPLE-B3 Module API

### Enumerations

- enum {
 EQPE\_S\_SCL\_OFFSET, EQPE\_H\_SCL\_OFFSET, EQPE\_F0\_SCL\_OFFSET,  
 EQPE\_F1\_SCL\_OFFSET, EQPE\_F2\_SCL\_OFFSET, EQPE\_F3\_SCL\_OFFSET,  
 EQPE\_SCL\_OFFSET\_LAST }

### Functions

- **INLINE uint32\_t EQPE\_BD\_ALIGN\_VAL** (int8\_t align, unsigned int layer)

### Flags and definitions used in `maple_eqpe_job_t.first_flags`

- enum { EQPE\_BD\_ALG\_LNEQ = 0x00000000, EQPE\_BD\_ALG\_MIV = 0x04000000 }
- enum { EQPE\_BD\_MATRIX\_M\_TYPE\_HERMITIAN = 0x00000000, EQPE\_BD\_MATRIX\_M\_TYPE\_COMPLEX\_FULL = 0x02000000 }
- enum { EQPE\_BD\_M\_SCL\_TYPE\_SINGLE\_SHARED = 0x00000000, EQPE\_BD\_M\_SCL\_TYPE\_SEPARATE = 0x01000000 }
- **INLINE uint32\_t EQPE\_BD\_LX** (unsigned int num)
- **INLINE uint32\_t EQPE\_BD\_RX** (unsigned int num)
- **INLINE uint32\_t EQPE\_BD\_COLS** (unsigned int num)
- **INLINE uint32\_t EQPE\_BD\_ROWS** (unsigned int rows)
- #define EQPE\_BD\_MANUAL\_ACTIVATION 0x80000000
- #define EQPE\_BD\_INT\_EN 0x10000000

### Flags and definitions used in `maple_eqpe_job_t.second_flags`

- enum {
 EQPE\_BD\_LTC\_0 = 0x00080000, EQPE\_BD\_LTC\_1 = 0x00040000, EQPE\_BD\_LTC\_2 = 0x00020000,  
 EQPE\_BD\_LTC\_3 = 0x00010000 }
- enum {
 EQPE\_BD\_LV0 = 0x00800000, EQPE\_BD\_LV1 = 0x00400000, EQPE\_BD\_LV2 = 0x00200000,  
 EQPE\_BD\_LV3 = 0x00100000 }
- enum {
 EQPE\_BD\_ALIGN0 = 0x00008000, EQPE\_BD\_ALIGN1 = 0x00004000, EQPE\_BD\_ALIGN2 = 0x00002000,  
 EQPE\_BD\_ALIGN3 = 0x00001000 }
- **INLINE uint32\_t EQPE\_BD\_C\_SCL** (int8\_t scale)
- #define EQPE\_BD\_C\_EN 0x00000100

### Flags and definitions used in `maple_eqpe_job_t.matrix_dim`

- enum { EQPE\_BD\_S\_SCL\_TYPE\_SINGLE\_SHARED = 0x00000000, EQPE\_BD\_S\_SCL\_TYPE\_SEPARATE = 0x00002000 }
- enum { EQPE\_BD\_MATRIX\_S\_TYPE\_HERMITIAN = 0x00000000, EQPE\_BD\_MATRIX\_S\_TYPE\_COMPLEX\_FULL = 0x00001000 }
- enum {
 EQPE\_AXI\_PR\_0 = 0x00000000, EQPE\_AXI\_PR\_1 = 0x00000001, EQPE\_AXI\_PR\_2 = 0x00000002,  
 EQPE\_AXI\_PR\_3 = 0x00000003 }
- enum { EQPE\_BD\_INTRP\_H2 = 0x00000000, EQPE\_BD\_INTRP\_EXT = 0x20000000, EQPE\_BD\_INTRP\_I2 = 0x10000000 }

- **INLINE uint32\_t EQPE\_BD\_W\_COL** (uint8\_t cols)
- **INLINE uint32\_t EQPE\_BD\_W\_ROW** (uint8\_t rows)
- **INLINE uint32\_t EQPE\_BD\_S\_COL** (uint8\_t cols)
- **INLINE uint32\_t EQPE\_BD\_S\_ROW** (uint8\_t rows)
- #define **EQPE\_BD\_W\_PER\_RX** 0x40000000

#### Flags and definitions used in **maple\_eqpe\_job\_t.low\_rr/high\_rr**

- **INLINE uint16\_t EQPE\_RR\_SET\_COLUMN** (bool reduce, unsigned short column)
- **INLINE uint32\_t EQPE\_BD\_RR0** (uint16\_t rr)
- **INLINE uint32\_t EQPE\_BD\_RR1** (uint16\_t rr)
- #define **EQPE\_BD\_RR2(rr)** **EQPE\_BD\_RR0(rr)**
- #define **EQPE\_BD\_RR3(rr)** **EQPE\_BD\_RR1(rr)**

#### Flags and definitions used in **maple\_eqpe\_job\_t.matrix\_size**

- **INLINE uint32\_t EQPE\_BD\_W\_SIZE** (uint16\_t size)
- **INLINE uint32\_t EQPE\_BD\_S\_SIZE** (uint16\_t size)

#### Flags and definitions used in **maple\_eqpe\_job\_t.y\_params**

- **INLINE uint32\_t EQPE\_BD\_Y\_OFFSET** (uint16\_t offset)
- **INLINE uint32\_t EQPE\_BD\_Y\_GAP** (uint16\_t gap)

#### Flags and definitions used in **maple\_eqpe\_job\_t.out\_offsets**

- **INLINE uint32\_t EQPE\_BD\_OUT\_OFFSET0** (uint8\_t offset)
- **INLINE uint32\_t EQPE\_BD\_OUT\_OFFSET1** (uint8\_t offset)
- **INLINE uint32\_t EQPE\_BD\_OUT\_OFFSET2** (uint8\_t offset)
- **INLINE uint32\_t EQPE\_BD\_OUT\_OFFSET3** (uint8\_t offset)

#### Flags and definitions used in **maple\_eqpe\_job\_t.h\_params**

- **INLINE uint32\_t EQPE\_BD\_H\_OFFSET** (uint16\_t offset)
- **INLINE uint32\_t EQPE\_BD\_H\_GAP** (uint16\_t gap)
- #define **EQPE\_CONSECUTIVE\_H** 0x00000001

#### Flags and definitions used in **maple\_eqpe\_job\_t.w\_params**

- **INLINE uint32\_t EQPE\_BD\_W\_OFFSET** (uint16\_t offset)
- **INLINE uint32\_t EQPE\_BD\_W\_GAP** (uint16\_t gap)

#### Flags and definitions used in **maple\_eqpe\_job\_t.f\_params**

- **INLINE uint32\_t EQPE\_BD\_F\_OFFSET** (uint16\_t offset)
- **INLINE uint32\_t EQPE\_BD\_F\_GAP** (uint16\_t gap)

### 3.5.7.3.4.2 Data Structure Documentation

#### 3.5.7.3.4.2.1 struct **maple\_eqpe\_job\_t**

EQPE Job Descriptor.

This structure should be passed to the LLD on the **cop\_job\_handle.device\_specific** field in order for the LLD to build the necessary BD

## MAPLE-B3 Module API

### Data Fields

- `uint32_t first_flags`
- `uint32_t second_flags`
- `uint32_t matrix_dim`
- `uint32_t low_rr`
- `uint32_t high_rr`
- `uint32_t align_val`
- `uint32_t axi_pr`
- `os_virt_ptr y_ptr`
- `uint32_t y_params`
- `os_virt_ptr h_ptr [EQPE_NUM_H_PTRS]`
- `uint32_t h_params`
- `os_virt_ptr s_ptr`
- `os_virt_ptr w_ptr`
- `uint32_t w_params`
- `os_virt_ptr f_ptr`
- `uint32_t f_params`
- `os_virt_ptr nb_ptr`
- `os_virt_ptr c_ptr`
- `os_virt_ptr scl_ba_ptr`
- `uint16_t scl_offsets [EQPE_SCL_OFFSET_LAST]`
- `os_virt_ptr y_scl_ptr`
- `os_virt_ptr out_ptr [EQPE_NUM_OUT_PTRS]`
- `os_virt_ptr out_scl_ptr`
- `uint8_t bd_index`

#### 3.5.7.3.4.2.2 Field Documentation

##### 3.5.7.3.4.2.3 `uint32_t maple_eqpe_job_t::first_flags`

User should provide a mask of the following defines and enumerations; EQPE\_BD\_INT\_EN, EQPE\_BD\_M\_TYPE, EQPE\_BD\_M\_SCL\_TYPE, EQPE\_BD\_ALG\_XX, [EQPE\\_BD\\_LX\(\)](#), [EQPE\\_BD\\_RX\(\)](#), [EQPE\\_BD\\_COLS\(\)](#), [EQPE\\_BD\\_ROWS\(\)](#); LLD will provide a mask for relevant bits.

Minimal sanity check for input parameters.

##### 3.5.7.3.4.2.4 `uint32_t maple_eqpe_job_t::second_flags`

User should provide a mask of the following defines and enumerations; EQPE\_BD\_C\_EN, EQPE\_BD\_LTVX, EQPE\_BD\_LTC\_X, EQPE\_BD\_ALIGN(), [EQPE\\_BD\\_C\\_SCL\(\)](#); LLD will provide a mask for relevant bits.

Minimal sanity check for input parameters.

##### 3.5.7.3.4.2.5 `uint32_t maple_eqpe_job_t::matrix_dim`

User should provide a mask of the following defines and enumerations; EQPE\_AXI\_PR\_X, EQPE\_BD\_INTRP\_XX, EQPE\_BD\_S\_TYPE, EQPE\_BD\_S\_SCL\_TYPE, [EQPE\\_BD\\_W\\_ROW\(\)](#), [EQPE\\_BD\\_S\\_COL\(\)](#), [EQPE\\_BD\\_S\\_ROW\(\)](#); LLD will provide a mask for relevant bits.

Minimal sanity check for input parameters.

### 3.5.7.3.4.2.6 `uint32_t maple_eqpe_job_t::low_rr`

User should provide a mask of the following defines and enumerations; [EQPE\\_BD\\_RR0\(\)](#), [EQPE\\_BD\\_RR1\(\)](#); Any bit can be set with [EQPE\\_RR\\_SET\\_COLUMN\(\)](#)

### 3.5.7.3.4.2.7 `uint32_t maple_eqpe_job_t::high_rr`

User should provide a mask of the following defines and enumerations; [EQPE\\_BD\\_RR2\(\)](#), [EQPE\\_BD\\_RR3\(\)](#); Any bit can be set with [EQPE\\_RR\\_SET\\_COLUMN\(\)](#)

### 3.5.7.3.4.2.8 `uint32_t maple_eqpe_job_t::align_val`

User should provide a value based on [EQPE\\_BD\\_ALIGN\\_VAL\(\)](#) for all layers.

### 3.5.7.3.4.2.9 `uint32_t maple_eqpe_job_t::axi_pr`

Task ID and AXI Bus Priority.

### 3.5.7.3.4.2.10 `os_virt_ptr maple_eqpe_job_t::y_ptr`

Y pointer, valid for LNEQ, MLEQ and TS modes only; must be 16 byte aligned.

### 3.5.7.3.4.2.11 `uint32_t maple_eqpe_job_t::y_params`

User should provide a value based on [EQPE\\_BD\\_Y\\_OFFSET\(\)](#), [EQPE\\_BD\\_Y\\_GAP\(\)](#)

### 3.5.7.3.4.2.12 `os_virt_ptr maple_eqpe_job_t::h_ptr[EQPE_NUM_H_PTRS]`

For LNEQ modes H pointer #0: H pointer; A pointer to the base address in the system memory where the MAPLE-B3 expects to find the first reference input data; In case of external interpolation or non interpolation modes (INTRP=2,3), this pointer points to the only reference input data buffer.

For MIV mode H pointer #0: M pointer; A pointer to the base address in the system memory where the MAPLE-B3 expects to find the input matrices data buffer

H pointer #1: Valid only for Internal interpolation mode (INTRP=0); A pointer to the base address in the system memory where the MAPLE-B3 expects to find the second reference input data

### 3.5.7.3.4.2.13 `uint32_t maple_eqpe_job_t::h_params`

User should provide a value based on [EQPE\\_BD\\_H\\_OFFSET\(\)](#), [EQPE\\_BD\\_H\\_GAP\(\)](#), [EQPE\\_CONS\\_ECUTIVE\\_H](#).

### 3.5.7.3.4.2.14 `os_virt_ptr maple_eqpe_job_t::s_ptr`

S pointer, valid only for LNEQ.

### 3.5.7.3.4.2.15 `os_virt_ptr maple_eqpe_job_t::w_ptr`

W Pointer, valid only for LNEQ and only when internal interpolation (INTRP=0) is used; must be 16 byte aligned.

**MAPLE-B3 Module API****3.5.7.3.4.2.16 uint32\_t maple\_eqpe\_job\_t::w\_params**

User should provide a value based on [EQPE\\_BD\\_W\\_OFFSET\(\)](#), [EQPE\\_BD\\_W\\_GAP\(\)](#)

**3.5.7.3.4.2.17 os\_virt\_ptr maple\_eqpe\_job\_t::f\_ptr**

F Pointer; f\_ptr is valid only for LNEQ mode (ALG=0) and only when LTCx is set; Feedback input data buffer of layer x to be canceled by the EQPE.

**3.5.7.3.4.2.18 uint32\_t maple\_eqpe\_job\_t::f\_params**

User should provide a value based on [EQPE\\_BD\\_F\\_OFFSET\(\)](#), [EQPE\\_BD\\_F\\_GAP\(\)](#)

**3.5.7.3.4.2.19 os\_virt\_ptr maple\_eqpe\_job\_t::nb\_ptr**

NV/BETA Pointer must be 4 byte aligned.

Valid only for LNEQ mode (ALG=0). A pointer to the base address in the system memory where the MAPLE-B3 should write the NV/BETA statistics output data buffer to be used by the demapper function

**3.5.7.3.4.2.20 os\_virt\_ptr maple\_eqpe\_job\_t::c\_ptr**

C Pointer, valid only for LNEQ mode and only when EQPE\_BD\_C\_EN is set; must be 16 byte aligned.

**3.5.7.3.4.2.21 os\_virt\_ptr maple\_eqpe\_job\_t::scl\_ba\_ptr**

Scale Pointers Base Address; must be 16 byte aligned.

**3.5.7.3.4.2.22 uint16\_t maple\_eqpe\_job\_t::scl\_offsets[EQPE\_SCL\_OFFSET\_LAST]**

Scale offsets, use the following enumerations for accessing it: EQPE\_S\_SCL\_OFFSET, EQPE\_H\_SCL\_OFFSET, EQPE\_F0\_SCL\_OFFSET, EQPE\_F1\_SCL\_OFFSET, EQPE\_F2\_SCL\_OFFSET, EQPE\_F3\_SCL\_OFFSET.

**3.5.7.3.4.2.23 os\_virt\_ptr maple\_eqpe\_job\_t::y\_scl\_ptr**

MAPLE expects to find the Y scale samples vector at the address.

**3.5.7.3.4.2.24 os\_virt\_ptr maple\_eqpe\_job\_t::out\_ptr[EQPE\_NUM\_OUT\_PTRS]**

For LNEQ mode OUT\_POINTER #0: Output Pointer for output samples of layer #0.

Valid only if LV0 = 1; Output samples (mantissa) of layer #0; For MIV mode OUT\_POINTER #0: Output pointer; Output samples (mantissa) of MIV processing

OUT\_POINTER n (1 - 3): Output Pointer for output samples of layer n; Valid only for LNEQ mode and only if LV1 = 1;

**3.5.7.3.4.2.25 os\_virt\_ptr maple\_eqpe\_job\_t::out\_scl\_ptr**

For LNEQ processing: Output Pointer for output scale values.

A pointer to the base address in the system memory where the MAPLE-B3 is to write the output scale values (exponents) . For MIV processing: Output scale pointer.A pointer to the base address in the system memory where the MAPLE-B3 is to write the output scale values (exponents) of MIV processing.

### 3.5.7.3.4.2.26 `uint8_t maple_eqpe_job_t::bd_index`

Job's index in the BD ring.

Will be assigned by the driver

### 3.5.7.3.4.3 Macro Definition Documentation

#### 3.5.7.3.4.3.1 `#define EQPE_BD_MANUAL_ACTIVATION 0x80000000`

Prevent the driver from dispatching the job, MAPLE will wait until the user calls a Channel Ctrl Command to activate the job.

#### 3.5.7.3.4.3.2 `#define EQPE_BD_INT_EN 0x10000000`

BD[INT\_EN].

#### 3.5.7.3.4.3.3 `#define EQPE_BD_C_EN 0x00000100`

BD[C\_EN] - when used, enables EQPE use of external C matrix.

#### 3.5.7.3.4.3.4 `#define EQPE_BD_W_PER_RX 0x40000000`

Interpolation Weight per RX.

Distinct weight for each received antenna.

#### 3.5.7.3.4.3.5 `#define EQPE_BD_RR2( rr ) EQPE_BD_RR0(rr)`

Calculates 32 bits word for setting BD[RR2].

#### 3.5.7.3.4.3.6 `#define EQPE_BD_RR3( rr ) EQPE_BD_RR1(rr)`

Calculates 32 bits word for setting BD[RR3].

#### 3.5.7.3.4.3.7 `#define EQPE_CONSECUTIVE_H 0x00000001`

The H input vectors offsets are calculated according to H\_OFFSET and H\_GAP; Valid for LNEQ mode only.

#### 3.5.7.3.4.3.8 `#define EQPE_NUM_H_PTRS 2`

The number of EQPE H pointers inside EQPE BD.

#### 3.5.7.3.4.3.9 `#define EQPE_NUM_F_PTRS 4`

The number of EQPE F pointers inside EQPE BD.

## MAPLE-B3 Module API

### 3.5.7.3.4.3.10 #define EQPE\_NUM\_OUT\_PTRS 4

The number of EQPE output pointers inside EQPE BD.

### 3.5.7.3.4.4 Enumeration Type Documentation

#### 3.5.7.3.4.4.1 anonymous enum

Values for BD[ALG] - Indicates the required processing type of the job.

Enumerator

- EQPE\_BD\_ALG\_LNEQ* Linear Equalization.
- EQPE\_BD\_ALG\_MIV* Matrix Inversion processing.

#### 3.5.7.3.4.4.2 anonymous enum

Values for BD[M\_TYPE] - Matrix Type.

Valid only for MIV processing (ALG=1). Indicates if the input and output matrices are of Hermitian or Complex Full type.

Enumerator

- EQPE\_BD\_MATRIX\_M\_TYPE\_HERMITIAN* The input and output matrices are Hermitian.
- EQPE\_BD\_MATRIX\_M\_TYPE\_COMPLEX\_FULL* The input and output matrices are Complex Full.

#### 3.5.7.3.4.4.3 anonymous enum

Values for BD[M\_SCL\_TYPE] - M Matrix Scale Type.

Valid only for MIV processing (ALG=1). Indicates the scale type of the input matrices.

Enumerator

- EQPE\_BD\_M\_SCL\_TYPE\_SINGLE\_SHARED* Single shared scale value for all matrices in the job.
- EQPE\_BD\_M\_SCL\_TYPE\_SEPARATE* Separate scale value for each input matrix.

#### 3.5.7.3.4.4.4 anonymous enum

Values for BD[LTC] - Layer To Cancel.

Valid only for LNEQ processing

Enumerator

- EQPE\_BD\_LTC\_0* Perform cancellation of layer 0.
- EQPE\_BD\_LTC\_1* Perform cancellation of layer 1.
- EQPE\_BD\_LTC\_2* Perform cancellation of layer 2.
- EQPE\_BD\_LTC\_3* Perform cancellation of layer 3.

### 3.5.7.3.4.4.5 anonymous enum

Values for BD[LVx] - Valid Layer.

Enumerator

***EQPE\_BD\_LV0*** Indicates that layer #0 is valid and contains data in the current segment.

***EQPE\_BD\_LV1*** Indicates that layer #1 is valid and contains data in the current segment.

***EQPE\_BD\_LV2*** Indicates that layer #2 is valid and contains data in the current segment.

***EQPE\_BD\_LV3*** Indicates that layer #3 is valid and contains data in the current segment.

### 3.5.7.3.4.4.6 anonymous enum

Values for BD[ALIGNx] - Indicates the output alignment type for LNEQ processing, or the output alignment type for MIV processing.

Enumerator

***EQPE\_BD\_ALIGN0*** Indicates that layer #0 samples are aligned to a given exponent value, according to ALIGN\_VAL0 field.

***EQPE\_BD\_ALIGN1*** Indicates that layer #1 samples are aligned to a given exponent value, according to ALIGN\_VAL1 field.

***EQPE\_BD\_ALIGN2*** Indicates that layer #2 samples are aligned to a given exponent value, according to ALIGN\_VAL2 field.

***EQPE\_BD\_ALIGN3*** Indicates that layer #3 samples are aligned to a given exponent value, according to ALIGN\_VAL3 field.

### 3.5.7.3.4.4.7 anonymous enum

Values for BD[S\_SCL\_TYPE] - S Matrix Scale Type.

Valid for LNEQ processing only (ALG=0). Indicates the scale granularity of the S matrices.

Enumerator

***EQPE\_BD\_S\_SCL\_TYPE\_SINGLE\_SHARED*** Single shared scale value for all input S matrices.

***EQPE\_BD\_S\_SCL\_TYPE\_SEPARATE*** Separate scale value for each input S matrix.

### 3.5.7.3.4.4.8 anonymous enum

Values for BD[S\_TYPE] - Matrix Type.

Valid for LNEQ processing only (ALG=0). Indicates if the input and output matrices are of Hermitian or Complex Full type.

Enumerator

***EQPE\_BD\_MATRIX\_S\_TYPE\_HERMITIAN*** The input and output matrices are Hermitian.

***EQPE\_BD\_MATRIX\_S\_TYPE\_COMPLEX\_FULL*** The input and output matrices are Complex Full.

## MAPLE-B3 Module API

### 3.5.7.3.4.4.9 anonymous enum

Axi Bus Priority BD[AXI\_PR].

Valid only if the [AXI\_PR\_SCH] of the MAPLE\_MODE parameter is set to 0x1 or 0x2.

Enumerator

- EQPE\_AXI\_PR\_0*** The AXI Bus accesses related to that BD are initiated with priority 0x0.
- EQPE\_AXI\_PR\_1*** The AXI Bus accesses related to that BD are initiated with priority 0x1.
- EQPE\_AXI\_PR\_2*** The AXI Bus accesses related to that BD are initiated with priority 0x2.
- EQPE\_AXI\_PR\_3*** The AXI Bus accesses related to that BD are initiated with priority 0x3.

### 3.5.7.3.4.4.10 anonymous enum

Values for BD[INTRP] - Interpolation mode.

Valid only for LNEQ mode only; Indicates the interpolation mode for the current job

Enumerator

- EQPE\_BD\_INTRP\_II2*** Internal Interpolation with 2 references.
- EQPE\_BD\_INTRP\_EXT*** External Interpolation.
- EQPE\_BD\_INTRP\_NONE*** No Interpolation.

### 3.5.7.3.4.4.11 anonymous enum

Use it for accessing relevant [maple\\_eqpe\\_job\\_t.scl\\_offsets\[x\]](#).

Enumerator

- EQPE\_S\_SCL\_OFFSET*** Use it for accessing [maple\\_eqpe\\_job\\_t.scl\\_offsets\[EQPE\\_S\\_SCL\\_OFFSET\]](#).
- EQPE\_H\_SCL\_OFFSET*** Use it for accessing [maple\\_eqpe\\_job\\_t.scl\\_offsets\[EQPE\\_H\\_SCL\\_OFFSET\]](#).
- EQPE\_F0\_SCL\_OFFSET*** Use it for accessing [maple\\_eqpe\\_job\\_t.scl\\_offsets\[EQPE\\_F0\\_SCL\\_OFFSET\]](#).
- EQPE\_F1\_SCL\_OFFSET*** Use it for accessing [maple\\_eqpe\\_job\\_t.scl\\_offsets\[EQPE\\_F1\\_SCL\\_OFFSET\]](#).
- EQPE\_F2\_SCL\_OFFSET*** Use it for accessing [maple\\_eqpe\\_job\\_t.scl\\_offsets\[EQPE\\_F2\\_SCL\\_OFFSET\]](#).
- EQPE\_F3\_SCL\_OFFSET*** Use it for accessing [maple\\_eqpe\\_job\\_t.scl\\_offsets\[EQPE\\_F3\\_SCL\\_OFFSET\]](#).
- EQPE\_SCL\_OFFSET\_LAST*** Number of existing offsets.

### 3.5.7.3.4.5 Function Documentation

#### 3.5.7.3.4.5.1 **INLINE uint32\_t EQPE\_BD\_LX ( unsigned int num )**

Calculates BD[LX]

For LNEQ indicates the number of the transmit layers. For MIV processing indicates the dimensions of the input matrix to invert

**MAPLE-B3 Module API**

Parameters

in	<i>num</i>	- Number of the transmit layers or dimension of the input matrix.
----	------------	---

Returns

32 bits word with BD[LX] calculated value

**3.5.7.3.4.5.2 INLINE uint32\_t EQPE\_BD\_RX ( unsigned int *num* )**

Calculates BD[RX]; Valid only for LNEQ and MLEQ processing.

Parameters

in	<i>num</i>	- Number of Receive antennas.
----	------------	-------------------------------

Returns

32 bits word with BD[RX] culculated value

**3.5.7.3.4.5.3 INLINE uint32\_t EQPE\_BD\_COLS ( unsigned int *num* )**

Calculates BD[COLS]; Valid only for LNEQ, MLEQ and TS modes.

Parameters

in	<i>num</i>	- Number of Columns.
----	------------	----------------------

Returns

32 bits word with BD[COLS] culculated value

**3.5.7.3.4.5.4 INLINE uint32\_t EQPE\_BD\_ROWS ( unsigned int *rows* )**

Calculates BD[ROWS]; Valid only for LNEQ, MLEQ and TS modes.

For LNEQ processing mode: number of rows in the sub-carrier grid. For MIV processing: number of matrix to invert in current job Note For LNEQ processing mode: (ROWS+1) must be a multiplication of 12 Note For LNEQ processing mode: Single column is not supported to command of 12 rows Note For MIV processing: If M\_TYPE = 0 (Hermitian) - 1 to 509 indicating 2 to 510 matrices respectively. Note For MIV processing: If M\_TYPE = 1 (Complex Full) - 1 to 253 indicating 2 to 254 matrices respectively.

Parameters

in	<i>rows</i>	- Number of rows/ number of matrix (Zero indexed, 1 means 2 rows).
----	-------------	--

Returns

32 bits word with BD[ROWS] calculated value

#### 3.5.7.3.4.5.5 **INLINE uint32\_t EQPE\_BD\_C\_SCL ( int8\_t scale )**

Calculates 32 bits word for setting BD[C\_SCL]

Valid only for LNEQ processing (ALG=0) and only if C\_EN=1

Parameters

in	<i>scale</i>	- BD[C_SCL] value
----	--------------	-------------------

Returns

32 bits word for setting maple\_eqpe\_job\_t.scaling

#### 3.5.7.3.4.5.6 **INLINE uint32\_t EQPE\_BD\_W\_COL ( uint8\_t cols )**

Calculates 32 bits word for setting BD[W\_COL]

Parameters

in	<i>cols</i>	- BD[W_COL] value
----	-------------	-------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.matrix\\_dim](#)

#### 3.5.7.3.4.5.7 **INLINE uint32\_t EQPE\_BD\_W\_ROW ( uint8\_t rows )**

Calculates 32 bits word for setting BD[W\_ROW]

**MAPLE-B3 Module API**

Parameters

in	<i>rows</i>	- BD[W_ROW] value
----	-------------	-------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.matrix\\_dim](#)

**3.5.7.3.4.5.8 INLINE uint32\_t EQPE\_BD\_S\_COL ( uint8\_t *cols* )**

Calculates 32 bits word for setting BD[S\_COL]

Parameters

in	<i>cols</i>	- BD[S_COL] value
----	-------------	-------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.matrix\\_dim](#)

**3.5.7.3.4.5.9 INLINE uint32\_t EQPE\_BD\_S\_ROW ( uint8\_t *rows* )**

Calculates 32 bits word for setting BD[S\_ROW]

Parameters

in	<i>rows</i>	- BD[S_ROW] value
----	-------------	-------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.matrix\\_dim](#)

**3.5.7.3.4.5.10 INLINE uint16\_t EQPE\_RR\_SET\_COLUMN ( bool *reduce*, unsigned short *column* )**

Set rank reduction

Parameters

in	<i>reduce</i>	- reduction to the matching column
in	<i>column</i>	- column for rank reduction

Returns

16 bits word for setting column rank reduction

#### 3.5.7.3.4.5.11 **INLINE uint32\_t EQPE\_BD\_RR0 ( uint16\_t rr )**

Calculates 32 bits word for setting BD[RR0]

Parameters

in	<i>rr</i>	- BD[RR0] value
----	-----------	-----------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.low\\_rr/high\\_rr](#)

#### 3.5.7.3.4.5.12 **INLINE uint32\_t EQPE\_BD\_RR1 ( uint16\_t rr )**

Calculates 32 bits word for setting BD[RR1]

Parameters

in	<i>rr</i>	- BD[RR1] value
----	-----------	-----------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.low\\_rr/high\\_rr](#)

#### 3.5.7.3.4.5.13 **INLINE uint32\_t EQPE\_BD\_ALIGN\_VAL ( int8\_t align, unsigned int layer )**

Used in [maple\\_eqpe\\_job\\_t.align\\_val](#)

**MAPLE-B3 Module API**

Parameters

in	<i>align</i>	- Alignment required.
in	<i>layer</i>	- Layer number.

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.align\\_val](#)

**3.5.7.3.4.5.14 INLINE uint32\_t EQPE\_BD\_W\_SIZE ( uint16\_t size )**

Calculates 32 bits word for setting BD[W\_SIZE]

Parameters

in	<i>size</i>	- BD[W_SIZE] value
----	-------------	--------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.matrix\\_size](#)

**3.5.7.3.4.5.15 INLINE uint32\_t EQPE\_BD\_S\_SIZE ( uint16\_t size )**

Calculates 32 bits word for setting BD[S\_SIZE]

Parameters

in	<i>size</i>	- BD[S_SIZE] value
----	-------------	--------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.matrix\\_size](#)

**3.5.7.3.4.5.16 INLINE uint32\_t EQPE\_BD\_Y\_OFFSET ( uint16\_t offset )**

Calculates 32 bits word for setting BD[Y\_OFFSET]

Parameters

in	<i>offset</i>	- BD[Y_OFFSET] value
----	---------------	----------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.y\\_params](#)

#### 3.5.7.3.4.5.17 **INLINE uint32\_t EQPE\_BD\_Y\_GAP ( uint16\_t gap )**

Calculates 32 bits word for setting BD[Y\_GAP]

Parameters

in	<i>gap</i>	- BD[Y_GAP] value
----	------------	-------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.y\\_params](#)

#### 3.5.7.3.4.5.18 **INLINE uint32\_t EQPE\_BD\_OUT\_OFFSET0 ( uint8\_t offset )**

Calculates 32 bits word for setting BD[OUT\_OFFSET0]

Parameters

in	<i>offset</i>	- BD[OUT_OFFSET0] value
----	---------------	-------------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.out\\_offsets](#)

#### 3.5.7.3.4.5.19 **INLINE uint32\_t EQPE\_BD\_OUT\_OFFSET1 ( uint8\_t offset )**

Calculates 32 bits word for setting BD[OUT\_OFFSET1]

Parameters

**MAPLE-B3 Module API**

in	<i>offset</i>	- BD[OUT_OFFSET1] value
----	---------------	-------------------------

Returns

32 bits word for setting maple\_eqpe\_job\_t.out\_offsets

**3.5.7.3.4.5.20 INLINE uint32\_t EQPE\_BD\_OUT\_OFFSET2 ( uint8\_t offset )**

Calculates 32 bits word for setting BD[OUT\_OFFSET2]

Parameters

in	<i>offset</i>	- BD[OUT_OFFSET2] value
----	---------------	-------------------------

Returns

32 bits word for setting maple\_eqpe\_job\_t.out\_offsets

**3.5.7.3.4.5.21 INLINE uint32\_t EQPE\_BD\_OUT\_OFFSET3 ( uint8\_t offset )**

Calculates 32 bits word for setting BD[OUT\_OFFSET3]

Parameters

in	<i>offset</i>	- BD[OUT_OFFSET3] value
----	---------------	-------------------------

Returns

32 bits word for setting maple\_eqpe\_job\_t.out\_offsets

**3.5.7.3.4.5.22 INLINE uint32\_t EQPE\_BD\_H\_OFFSET ( uint16\_t offset )**

Calculates 32 bits word for setting BD[H\_OFFSET]

Parameters

in	<i>offset</i>	- BD[H_OFFSET] value
----	---------------	----------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.h\\_params](#)

**3.5.7.3.4.5.23 INLINE uint32\_t EQPE\_BD\_H\_GAP ( uint16\_t gap )**

Calculates 32 bits word for setting BD[H\_GAP]

Parameters

in	<i>gap</i>	- BD[H_GAP] value
----	------------	-------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.h\\_params](#)

#### **3.5.7.3.4.5.24 INLINE uint32\_t EQPE\_BD\_W\_OFFSET ( uint16\_t offset )**

Calculates 32 bits word for setting BD[W\_OFFSET]

Parameters

in	<i>offset</i>	- BD[W_OFFSET] value
----	---------------	----------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.w\\_params](#)

#### **3.5.7.3.4.5.25 INLINE uint32\_t EQPE\_BD\_W\_GAP ( uint16\_t gap )**

Calculates 32 bits word for setting BD[W\_GAP]

Parameters

in	<i>gap</i>	- BD[W_GAP] value
----	------------	-------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.w\\_params](#)

#### **3.5.7.3.4.5.26 INLINE uint32\_t EQPE\_BD\_F\_OFFSET ( uint16\_t offset )**

Calculates 32 bits word for setting BD[F\_OFFSET]

Parameters

## MAPLE-B3 Module API

in	<i>offset</i>	- BD[F_OFFSET] value
----	---------------	----------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.f\\_params](#)

### 3.5.7.3.4.5.27 INLINE `uint32_t EQPE_BD_F_GAP ( uint16_t gap )`

Calculates 32 bits word for setting BD[F\_GAP]

Parameters

in	<i>gap</i>	- BD[F_GAP] value
----	------------	-------------------

Returns

32 bits word for setting [maple\\_eqpe\\_job\\_t.f\\_params](#)

## 3.5.8 Maple DEPE API

### 3.5.8.1 Overview

MAPLE DEPE Initialization and Runtime API

#### Modules

- [DEPE Initialization](#)
- [DEPE Runtime](#)

### 3.5.8.2 DEPE Initialization

#### 3.5.8.2.1 Overview

DEPE device initialization API

#### Data Structures

- struct [depe\\_open\\_params\\_t](#)

#### Typedefs

- typedef [maple\\_pe\\_init\\_params\\_t](#) [maple\\_depe\\_init\\_params\\_t](#)
- typedef struct [maple\\_pe\\_init\\_params\\_s](#) [maple\\_depe\\_init\\_params\\_s](#)
- typedef [maple\\_pe\\_ch\\_open\\_params\\_t](#) [maple\\_depe\\_ch\\_open\\_params\\_t](#)

## Enumerations

- enum

## Functions

- os\_status `mapleDepeInitialize` (`maple_depe_init_params_s *init_params, unsigned int num_devices, os_status(*channel_dispatch)(void *channel, void *jobs, int *num_jobs), void(*channel_reap)(void *channel, void *maple)`)

## MAPLE DEPE Device Names and IDs

- #define `DEPE_DEV_ID_0` 0
- #define `DEPE_DEV_ID_1` 1
- #define `MAPLE_0_DEPE_NAME` "DEPE0"
- #define `MAPLE_1_DEPE_NAME` "DEPE1"

### 3.5.8.2.2 Data Structure Documentation

#### 3.5.8.2.2.1 `struct depe_open_params_t`

DEPE open device LLD parameters.

##### Data Fields

- `void * maple_handle`
- `maple_pe_bd_priority_t maple_pe_bd_priority`
- `maple_pe_num_bd_t maple_pe_num_bd`

##### 3.5.8.2.2.1.1 Field Documentation

###### 3.5.8.2.2.1.2 `void* depe_open_params_t::maple_handle`

Handle returned from `osCopDeviceOpen()` for MAPLE controller.

###### 3.5.8.2.2.1.3 `maple_pe_bd_priority_t depe_open_params_t::maple_pe_bd_priority`

BD rings priority scheduling - only configured by MAPLE master.

###### 3.5.8.2.2.1.4 `maple_pe_num_bd_t depe_open_params_t::maple_pe_num_bd`

The number of BD rings for each priority - only configured by MAPLE master.

### 3.5.8.2.3 Macro Definition Documentation

#### 3.5.8.2.3.1 `#define DEPE_DEV_ID_0 0`

DEPE 3 ID.

## MAPLE-B3 Module API

### 3.5.8.2.3.2 `#define DEPE_DEV_ID_1 1`

DEPE 1 ID.

### 3.5.8.2.3.3 `#define MAPLE_0_DEPE_NAME "DEPE0"`

Maple 0 DEPE device name.

### 3.5.8.2.3.4 `#define MAPLE_1_DEPE_NAME "DEPE1"`

Maple 1 DEPE device name.

### 3.5.8.2.4 **Typedef Documentation**

#### 3.5.8.2.4.1 `typedef maple_pe_init_params_t maple_depe_init_params_t`

MAPLE DEPE initialization parameters type for multiple PEs.

#### 3.5.8.2.4.2 `typedef struct maple_pe_init_params_s maple_depe_init_params_s`

MAPLE DEPE initialization parameters type for one PE.

#### 3.5.8.2.4.3 `typedef maple_pe_ch_open_params_t maple_depe_ch_open_params_t`

MAPLE DEPE channel open parameters type.

### 3.5.8.2.5 **Enumeration Type Documentation**

#### 3.5.8.2.5.1 **anonymous enum**

MAPLE DEPE steering bits pointers mapping.

Use it for accessing relevant `maple_pe_ch_open_params_t.steering_bits[x]`

### 3.5.8.2.6 **Function Documentation**

#### 3.5.8.2.6.1 `os_status mapleDepInitialize ( maple_depe_init_params_s * init_params, unsigned int num_devices, os_status(*)(void *channel, void *jobs, int *num_jobs) channel_dispatch, void(*)(void *channel, void *maple) channel_reap )`

Initializes the DEPE driver's structures

## Parameters

in	<i>init_params</i>	- DEPE Initialization parameters
in	<i>num_devices</i>	- Number of DEPE devices
in	<i>channel_dispatch</i>	- Pointer to channel dispatch function
in	<i>channel_reap</i>	- Pointer to channel reap function

## Returns

OS\_SUCCESS

## Warning

This function is generally called by `osArchInitialize()` as part of the kernel and drivers

### 3.5.8.3 DEPE Runtime

#### 3.5.8.3.1 Overview

DEPE Runtime API

#### Modules

- [MAPLE DEPE BD](#)
- [MAPLE DEPE Headers](#)

#### Macros

- `#define DEPE_MAX_NUM_BD_FOR_DISPATCH 8`

#### DEPE Device Control Commands

- `#define MAPLE_DEPE_CMD_GET_PE_ACCUMULATOR (0x00000001 | COP_LLD_COMMAND)`

#### MAPLE DEPE Channel Control Commands

- `#define MAPLE_DEPE_CMD_RX_POLL MAPLE_PE_CH_CMD_RX_POLL`

#### 3.5.8.3.2 Macro Definition Documentation

##### 3.5.8.3.2.1 `#define DEPE_MAX_NUM_BD_FOR_DISPATCH 8`

Maximal number of DEPE BD per dispatch.

## MAPLE-B3 Module API

Defines the maximal number of BD that can be dispatched with a single call to [osCopChannelDispatch\(\)](#). The larger the number the higher the stack consumption is in the driver.

### Warning

Users may change this value, however it requires recompiling the drivers.

### **3.5.8.3.2.2 #define MAPLE\_DEPE\_CMD\_GET\_PE\_ACCUMULATOR (0x00000001 | COP\_LLD\_COMMAND)**

Sample a PE accumulator, The delta between two samples of the PEs accumulator indicates the number of maple cycles the specific PE was in processing state (including IO u-code and HW duration).

### **3.5.8.3.2.3 #define MAPLE\_DEPE\_CMD\_RX\_POLL MAPLE\_PE\_CH\_CMD\_RX\_POLL**

Pool the channel for finished jobs.

Use MAPLE\_PE\_CH\_CMD\_RX\_POLL instead.

## 3.5.8.3.3 MAPLE DEPE BD

### 3.5.8.3.3.1 Overview

MAPLE DEPE Buffer Descriptor.

#### Modules

- [MAPLE DEPE Headers](#)

#### Data Structures

- struct [maple\\_depe\\_job\\_t](#)

#### Macros

- #define [DEPE\\_BD\\_MANUAL\\_ACTIVATION](#) 0x80000000
- #define [DEPE\\_BD\\_INT\\_EN](#) 0x10000000
- #define [DEPE\\_BD\\_COE](#) 0x00000001
- #define [DEPE\\_TRANSPORT\\_BLOCK](#) 0x00004000
- #define [DFPE\\_SVE\\_SVE](#) 0x00008000

#### Enumerations

- enum { [DEPE\\_STD\\_WIMAX](#) = 0x00000000, [DEPE\\_STD\\_UMTS](#) = 0x00000000, [DEPE\\_STD\\_3GLTE](#) = 0x02000000 }
- enum {

- DEPE\_NOH\_1 = 0x00000000, DEPE\_NOH\_2 = 0x00000800, DEPE\_NOH\_3 = 0x00001000,  
 DEPE\_NOH\_4 = 0x00001800, DEPE\_NOH\_5 = 0x00002000, DEPE\_NOH\_6 = 0x00002800,  
 DEPE\_NOH\_7 = 0x00003000, DEPE\_NOH\_8 = 0x00003800, DEPE\_NOH\_9 = 0x00004000,  
 DEPE\_NOH\_10 = 0x00004800, DEPE\_NOH\_11 = 0x00005000, DEPE\_NOH\_12 = 0x00005800,  
 DEPE\_NOH\_13 = 0x00006000, DEPE\_NOH\_14 = 0x00006800, DEPE\_NOH\_15 = 0x00007000,  
 DEPE\_NOH\_16 = 0x00007800, DEPE\_NOH\_17 = 0x00008000, DEPE\_NOH\_18 = 0x00008800,  
 DEPE\_NOH\_19 = 0x00009000, DEPE\_NOH\_20 = 0x00009800, DEPE\_NOH\_21 = 0x0000A000,  
 DEPE\_NOH\_22 = 0x0000A800, DEPE\_NOH\_23 = 0x0000B000, DEPE\_NOH\_24 = 0x0000B800,  
 DEPE\_NOH\_25 = 0x0000C000, DEPE\_NOH\_26 = 0x0000C800, DEPE\_NOH\_27 = 0x0000D000,  
 DEPE\_NOH\_28 = 0x0000D800, DEPE\_NOH\_29 = 0x0000E000, DEPE\_NOH\_30 = 0x0000E800,  
 DEPE\_NOH\_31 = 0x0000F000, DEPE\_NOH\_32 = 0x0000F800 }
- enum { , DEPE\_MB\_PR\_1 = 0x40000000, DEPE\_MB\_PR\_2 = 0x80000000, DEPE\_MB\_PR\_3 = 0xC0000000 }
- enum {
 DEPE\_ESVO\_128 = 0x00000000, DEPE\_ESVO\_256 = 0x10000000, DEPE\_ESVO\_512 = 0x20000000,  
 DEPE\_ESVO\_1K = 0x30000000, DEPE\_ESVO\_2K = 0x40000000, DEPE\_ESVO\_4K = 0x50000000,  
 DEPE\_ESVO\_8K = 0x60000000, DEPE\_ESVO\_16K = 0x70000000, DEPE\_ESVO\_32K = 0x80000000,  
 DEPE\_ESVO\_64K = 0x90000000, DEPE\_ESVO\_128K = 0xA0000000 }

## Functions

- **INLINE uint32\_t DEPE\_IBS** (unsigned int num)
- **INLINE uint32\_t DEPE\_NOH** (unsigned int num)
- **INLINE uint32\_t DEPE\_OBS** (unsigned int num)
- **INLINE uint32\_t DEPE\_PFS** (unsigned int num)
- **INLINE uint32\_t DEPE\_PSS** (unsigned int num)
- **INLINE uint32\_t DEPE\_OBO** (unsigned int obo)

### 3.5.8.3.3.2 Data Structure Documentation

#### 3.5.8.3.3.2.1 struct maple\_depe\_job\_t

DEPE Job Descriptor.

This structure should be passed to the LLD on the `cop_job_handle.device_specific` field in order for the LLD to build the necessary BD

#### Data Fields

- `uint32_t first_flags`
- `void *input`
- `void *output`
- `void *header`
- `void *sts`
- `uint32_t aux_flags`
- `uint32_t sep_vector`
- `uint32_t rmna`
- `union {`

## MAPLE-B3 Module API

- } headers
  - uint8\_t bd\_index

### 3.5.8.3.3.2.2 Field Documentation

#### 3.5.8.3.3.2.3 uint32\_t maple\_depe\_job\_t::first\_flags

User should provide an or mask of the following defines and enumerations; LLD will provide a mask for relevant bits; Minimal sanity check for input parameters; DEPE\_BD\_INT\_EN, DEPE\_STD\_XXX, DEPE\_IBS(), DEPE\_NOH\_XX, DEPE\_OBS()

#### 3.5.8.3.3.2.4 void\* maple\_depe\_job\_t::input

Input Buffer Address.

This field points to the input buffer location in system memory, where MAPLE is to fetch the data into the DEPE input buffer. The address pointer to system memory must be 4 bytes aligned

#### 3.5.8.3.3.2.5 void\* maple\_depe\_job\_t::output

Output Buffer Address.

This field points to the output buffer location in system memory, where MAPLE is to write the data from the DEPE output buffer; The address pointer to the output buffer in system memory must be 4 bytes aligned

#### 3.5.8.3.3.2.6 void\* maple\_depe\_job\_t::header

Header Buffer Address.

This field points to the DEPE Headers buffer location in the system memory if multiple Headers are included in this job ([NOH]>0); If single Header is included in this job ([NOH]=0), this field is optional: by clearing it to zero the MAPLE takes the Header from the BD depe\_header; The address pointer to the output buffer in system memory must be 8 bytes aligned

#### 3.5.8.3.3.2.7 void\* maple\_depe\_job\_t::sts

BD Status Pointer.

Points to an address in system memory where MAPLE is to write the RMNA status fields in case [NOH] > 0 or in case [NOH] = 0 and this field is not zeroed

#### 3.5.8.3.3.2.8 uint32\_t maple\_depe\_job\_t::aux\_flags

User should provide an or mask of the following defines and enumerations; LLD will provide a mask for relevant bits; Minimal sanity check for input parameters; DEPE\_BD\_COE, DEPE\_MB\_PR\_X, DEPE\_LTE\_OBO.

### 3.5.8.3.3.2.9 `uint32_t maple_depe_job_t::sep_vector`

User should provide an or mask of the following defines and enumerations; LLD will provide a mask for relevant bits; Minimal sanity check for input parameters; DEPE\_ESVO\_X, DFPE\_SVE\_SVE, [DEPE\\_PFS\(\)](#), [DEPE\\_PSS\(\)](#), DEPE\_TRANSPORT\_BLOCK.

### 3.5.8.3.3.2.10 `uint32_t maple_depe_job_t::rmna`

RMNA for LTE.

### 3.5.8.3.3.2.11 `union { ... } maple_depe_job_t::headers`

If BD[NOH] is set to 0 and BD[HBA] is set to NULL, the DEPE header can be included in the BD; Otherwise is is read from the address pointed at by BD[HBA].

### 3.5.8.3.3.2.12 `uint8_t maple_depe_job_t::bd_index`

Job's index in the BD ring.

Will be assigned by the driver

## 3.5.8.3.3 Macro Definition Documentation

### 3.5.8.3.3.1 `#define DEPE_BD_MANUAL_ACTIVATION 0x80000000`

used in [maple\\_depe\\_job\\_t.first\\_flags](#) to Prevent the driver from dispatching the job, MAPLE will wait until the user calls a Channel Ctrl Command to activate the job

### 3.5.8.3.3.2 `#define DEPE_BD_INT_EN 0x10000000`

BD[INT\_EN] - used in [maple\\_depe\\_job\\_t.first\\_flags](#).

### 3.5.8.3.3.3 `#define DEPE_BD_COE 0x00000001`

Concatenate Output Enable BD[COE] - used in [maple\\_depe\\_job\\_t.aux\\_flags](#).

Valid only for single Header job (BD[NOH]=0).If set, the MAPLE merges the first 32 bits word of the DEPE output buffer with the first 32 bits word of the output buffer in the system memory pointed by BD[OBA], thus allowing concatenating the current job to a previous job in the system memory

### 3.5.8.3.3.4 `#define DEPE_TRANSPORT_BLOCK 0x00004000`

Transport Block BD[TB] - used in [maple\\_depe\\_job\\_t.sep\\_vector](#).

### 3.5.8.3.3.5 `#define DFPE_SVE_SVE 0x00008000`

Separate Vectors Enable BD[SVE] - used in [maple\\_depe\\_job\\_t.sep\\_vector](#).

Valid only for UMTS standard. Indicates the MAPLE that the Bit Collection is disabled hence the DEPE outputs 3 separate vectors and not single stream

## MAPLE-B3 Module API

### 3.5.8.3.3.4 Enumeration Type Documentation

#### 3.5.8.3.3.4.1 anonymous enum

Values for BD[STD] - used in [maple\\_depe\\_job\\_t.first\\_flags](#).

The selection between DEPE\_STD\_WIMAX and DEPE\_STD\_UMTS is based on MAPLE Mode Configuration 0 Parameter (MMC0P)

Enumerator

***DEPE\_STD\_WIMAX*** BD[STD] is cleared (WiMAX)

***DEPE\_STD\_UMTS*** BD[STD] is UMTS.

***DEPE\_STD\_3GLTE*** BS[STD] is 3GLTE.

#### 3.5.8.3.3.4.2 anonymous enum

Values for BD[NOH] - used in [maple\\_depe\\_job\\_t.first\\_flags](#).

Describes the number of Headers related to this BD. If set to 0 and BD[HBA] is also set to 0, the MAPLE expect to find the DEPE Header inside the BD, else the MAPLE fetches the Header from system memory address pointed by BD[HBA]

Enumerator

***DEPE\_NOH\_1*** 1 Header, may be in the BD provided that BD[HBA] is also set to 0

***DEPE\_NOH\_2*** 2 Headers

***DEPE\_NOH\_3*** 3 Headers

***DEPE\_NOH\_4*** 4 Headers

***DEPE\_NOH\_5*** 5 Headers

***DEPE\_NOH\_6*** 6 Headers

***DEPE\_NOH\_7*** 7 Headers

***DEPE\_NOH\_8*** 8 Headers

***DEPE\_NOH\_9*** 9 Headers

***DEPE\_NOH\_10*** 10 Headers

***DEPE\_NOH\_11*** 11 Headers

***DEPE\_NOH\_12*** 12 Headers

***DEPE\_NOH\_13*** 13 Headers

***DEPE\_NOH\_14*** 14 Headers

***DEPE\_NOH\_15*** 15 Headers

***DEPE\_NOH\_16*** 16 Headers

***DEPE\_NOH\_17*** 17 Headers

***DEPE\_NOH\_18*** 18 Headers

***DEPE\_NOH\_19*** 19 Headers

***DEPE\_NOH\_20*** 20 Headers

***DEPE\_NOH\_21*** 21 Headers

***DEPE\_NOH\_22*** 22 Headers

***DEPE\_NOH\_23*** 23 Headers

<i>DEPE_NOH_24</i>	24 Headers
<i>DEPE_NOH_25</i>	25 Headers
<i>DEPE_NOH_26</i>	26 Headers
<i>DEPE_NOH_27</i>	27 Headers
<i>DEPE_NOH_28</i>	28 Headers
<i>DEPE_NOH_29</i>	29 Headers
<i>DEPE_NOH_30</i>	30 Headers
<i>DEPE_NOH_31</i>	31 Headers
<i>DEPE_NOH_32</i>	32 Headers

### 3.5.8.3.3.4.3 anonymous enum

MBus Priority BD[MB\_PR] - used in [maple\\_depe\\_job\\_t.aux\\_flags](#).

Valid only if the [AXI\_PR\_SCH] of the MAPLE\_MODE parameter is set to 0x1 or 0x2.

Enumerator

<i>DEPE_MB_PR_1</i>	The MBus accesses related to that BD are initiated with priority 0x0.
<i>DEPE_MB_PR_2</i>	The MBus accesses related to that BD are initiated with priority 0x1.
<i>DEPE_MB_PR_3</i>	The MBus accesses related to that BD are initiated with priority 0x2.

### 3.5.8.3.3.4.4 anonymous enum

Encoded Separate Vectors Offset BD[SVEO] - used in [maple\\_depe\\_job\\_t.sep\\_vector](#).

Valid only for UMTS standard and when Separate vectors output data structure is enabled ([SVE] = 1).  
Indicates the MAPLE the offset between the 3 output vectors in the system memory

Enumerator

<i>DEPE_ESVO_128</i>	The offset between the vectors in system memory is 128 bits.
<i>DEPE_ESVO_256</i>	The offset between the vectors in system memory is 256 bits.
<i>DEPE_ESVO_512</i>	The offset between the vectors in system memory is 512 bits.
<i>DEPE_ESVO_1K</i>	The offset between the vectors in system memory is 1K bits.
<i>DEPE_ESVO_2K</i>	The offset between the vectors in system memory is 2K bits.
<i>DEPE_ESVO_4K</i>	The offset between the vectors in system memory is 4K bits.
<i>DEPE_ESVO_8K</i>	The offset between the vectors in system memory is 8K bits.
<i>DEPE_ESVO_16K</i>	The offset between the vectors in system memory is 16K bits.
<i>DEPE_ESVO_32K</i>	The offset between the vectors in system memory is 32K bits.
<i>DEPE_ESVO_64K</i>	The offset between the vectors in system memory is 64K bits.
<i>DEPE_ESVO_128K</i>	The offset between the vectors in system memory is 128K bits.

### 3.5.8.3.3.5 Function Documentation

#### 3.5.8.3.3.5.1 INLINE uint32\_t DEPE\_IBS ( unsigned int num )

## MAPLE-B3 Module API

Calculates BD[IBS] - used in [maple\\_depe\\_job\\_t.first\\_flags](#)

Takes any number between 8-1020 [bytes] and returns the proper setting for BD[IBS] and returns the number of 32 bits words which should be fetched by MAPLE in order to execute the current BD. If the current BD includes multiple Headers (BD[NOH]>0), the IBS should describe the input data size of all Headers

Parameters

in	<i>num</i>	- Any number between 8-1020 used for BD[IBS] calculation
----	------------	--

Returns

32 bits word with BD[IBS] calculated value

### 3.5.8.3.3.5.2 INLINE uint32\_t DEPE\_NOH ( unsigned int *num* )

Calculates BD[NOH] - used in [maple\\_depe\\_job\\_t.first\\_flags](#)

Takes any number between 1-32 and returns the proper setting for BD[NOH]

Parameters

in	<i>num</i>	- Any number between 1-32 used for BD[NOH] calculation
----	------------	--

Returns

32 bits word with BD[IBS] calculated value

### 3.5.8.3.3.5.3 INLINE uint32\_t DEPE\_OBS ( unsigned int *num* )

Calculates BD[OBS] - used in [maple\\_depe\\_job\\_t.first\\_flags](#)

Describes the total number of 32 bits words which should be written by MAPLE from DEPE output buffer and into the system memory on job completion. If the current BD includes multiple Headers (BD[NOH]>0), the BD[OBS] should describe the output data size of all Headers. For 3GLTE standard this field is ignored. For UMTS Separate Vectors this field indicates the size of the systematic vector only. Clearing it to zero indicates MAPLE that this BD is part of UMTS TB processing

Parameters

in	<i>num</i>	- Any number between 0x8-0x1600 used for BD[OBS] calculation, input in bytes.
----	------------	---

Returns

32 bits word with BD[OBS] calculated value

**3.5.8.3.3.5.4 INLINE uint32\_t DEPE\_PFS ( unsigned int num )**

Calculates Parity First Size BD[PFS] - used in [maple\\_depe\\_job\\_t.sep\\_vector](#)

Valid only for UMTS standard and when Separate vectors output data structure is enabled ([SVE] = 1). Describes the total number of 32 bits words which should be written by MAPLE from DEPE output buffer and into the system memory in order to output the parity first vector from DEPE output buffer

Parameters

in	<i>num</i>	- Parity First Size in bytes.
----	------------	-------------------------------

Returns

32 bits word with BD[PFS] calculated value

**3.5.8.3.3.5.5 INLINE uint32\_t DEPE\_PSS ( unsigned int num )**

Calculates Parity Second Size BD[PSS] - used in [maple\\_depe\\_job\\_t.sep\\_vector](#)

Valid only for UMTS standard and when Separate vectors output data structure is enabled ([SVE] = 1). Describes the total number of 32 bits words which should be written by MAPLE from DEPE output buffer and into the system memory in order to output the parity second vector from DEPE output buffer

Parameters

in	<i>num</i>	- Parity Second Size in bytes.
----	------------	--------------------------------

Returns

32 bits word with BD[PSS] calculated value

**3.5.8.3.3.5.6 INLINE uint32\_t DEPE\_OBO ( unsigned int obo )**

Calculates BD[OBO] - used in [maple\\_depe\\_job\\_t.aux\\_flags](#)

Output Buffer Offset. Offset of the first bit of the encoded block in the DEPE output buffer. Used for concatenating the current CB with previous CB from the same transport block in system memory

## MAPLE-B3 Module API

Parameters

in	<i>obo</i>	- Output Buffer Offset.
----	------------	-------------------------

Returns

32 bits word with BD[OBO] calculated value

Warning

Should be initialized with the same value as the header OBO in case of LTE only

### 3.5.8.3.3.5.7 MAPLE DEPE Headers

#### 3.5.8.3.3.5.8 Overview

MAPLE DEPE Header Structures.

#### Data Structures

- union `depe_3glte_header_t`
- union `depe_wimax_header_t`
- union `depe_wimax16m_header_t`
- union `depe_umts_header_t`

#### Enumerations

- enum {
   
`DEPE_HEADER_1, DEPE_HEADER_2, DEPE_HEADER_3,`
  
`DEPE_HEADER_4, DEPE_HEADER_5, DEPE_HEADER_6,`
  
`DEPE_HEADER_7, DEPE_HEADER_8, DEPE_NUM_HEADERS }`

#### 3.5.8.3.3.5.9 Data Structure Documentation

##### 3.5.8.3.3.5.10 union `depe_3glte_header_t`

DEPE Header Structure for 3GLTE.

The DEPE Header Structure for 3GLTE. Can be used in the BD itself if BD[NOH] is set to 0 and BD[H<sub>←</sub> BA] is set to NULL. Each 32 bits in the header can be accessed either as a whole or by sub-field.

Warning

Users should write reserved fields to 0 for forward compatibility

##### 3.5.8.3.3.5.11 Field Documentation

###### 3.5.8.3.3.5.12 uint32\_t `depe_3glte_header_t::nof`

Number of Filler bits.

Number of filler bits needed to be added to the current data block

**3.5.8.3.3.5.13 uint32\_t depe\_3glte\_header\_t::obo**

Output Buffer Offset.

Offset of the first bit of the encoded block in the DEPE output buffer. Used for concatenating the current CB with previous CB from the same transport block in system memory

**3.5.8.3.3.5.14 uint32\_t depe\_3glte\_header\_t::ibo**

Input Buffer Offset.

Offset of the first bit of the input CB in the MAPLE input buffer pointed by [IBA] field of the DEPE BD. Used for supporting CB segmentation. Required due to the lack of filler bits in expected input

**3.5.8.3.3.5.15 uint32\_t depe\_3glte\_header\_t::cbsi**

Code Block Size Index.

Select one of 188 CB sizes supported in 3GLTE. Legal values 0-187

**3.5.8.3.3.5.16 uint32\_t depe\_3glte\_header\_t::cm**

CRC Mode.

Select the CRC polynomial. Valid only if [CD] = 0. 0 CB CRC polynomial ( $D^{24} + D^{23} + D^6 + D^5 + D + 1$ ) 1 Transport block CRC polynomial ( $D^{24} + D^{23} + D^{18} + D^{17} + D^{14} + D^{11} + D^{10} + D^7 + D^6 + D^5 + D^4 + D^3 + D + 1$ )

**3.5.8.3.3.5.17 uint32\_t depe\_3glte\_header\_t::lh**

Last Header indication.

Indicated the MAPLE that this Header is the last Header in the BD. If [NOH] > 0, this bit should be set only for the last Header. If [NOH] == 0, this bit should be set for the single Header

**3.5.8.3.3.5.18 uint32\_t depe\_3glte\_header\_t::cd**

CRC Disable.

Indicates the DEPE whether to perform CRC calculation. If enabled, the CRC polynomial is determined using [CM].

**3.5.8.3.3.5.19 uint32\_t depe\_3glte\_header\_t::noh**

Number of Headers.

Number of Headers included in this job

**3.5.8.3.3.5.20 uint32\_t depe\_3glte\_header\_t::rmno**

Rate Matching Number of Output bits.

The required number of encoded bits after rate matching. Since the DEPE does not support repetition, the

## MAPLE-B3 Module API

value of this field must not be greater than the value of [RMNI]

### **3.5.8.3.3.5.21 uint32\_t depe\_3glte\_header\_t::rms**

Rate Matching Start bit.

The starting bit in the virtual circular buffer, that is, the virtual circular buffer index of the first bit in the output stream

### **3.5.8.3.3.5.22 uint32\_t depe\_3glte\_header\_t::rmni**

Rate Matching Number of Input bits.

Number of encoded bits in the virtual circular buffer

### **3.5.8.3.3.5.23 union depe\_wimax\_header\_t**

DEPE Header Structure for WiMAX (802.16e)

The DEPE Header Structure for WiMAX. Can be used in the BD itself if BD[NOH] is set to 0 and B<sub>←</sub>D[HBA] is set to NULL. Each 32 bits in the header can be accessed either as a whole or by sub-field.

Warning

Users should write reserved fields to 0 for forward compatibility

### **3.5.8.3.3.5.24 Field Documentation**

#### **3.5.8.3.3.5.25 uint32\_t depe\_wimax\_header\_t::rmno**

Rate Matching Number of Output bits.

The required number of encoded bits after rate matching. Since the DEPE does not support repetition, the value of this field must not be greater than the value of [RMNI]

#### **3.5.8.3.3.5.26 uint32\_t depe\_wimax\_header\_t::rms**

Rate Matching Start bit.

The starting bit in the virtual circular buffer, that is, the virtual circular buffer index of the first bit in the output stream

#### **3.5.8.3.3.5.27 uint32\_t depe\_wimax\_header\_t::cbsi**

Code Block Size Index.

#### **3.5.8.3.3.5.28 uint32\_t depe\_wimax\_header\_t::rd**

Randomizer Disable.

Set to 1 to disable

**3.5.8.3.3.5.29 uint32\_t depe\_wimax\_header\_t::lh**

Last Header indication.

Indicated the MAPLE that this Header is the last Header in the BD. If [NOH] > 0, this bit should be set only for the last Header. If [NOH] == 0, this bit should be set for the single Header

**3.5.8.3.3.5.30 uint32\_t depe\_wimax\_header\_t::cd**

CRC Disable.

Set to 1 to disable CRC calculation.

**3.5.8.3.3.5.31 uint32\_t depe\_wimax\_header\_t::noh**

Number of Headers.

Number of Headers included in this job

**3.5.8.3.3.5.32 union depe\_wimax16m\_header\_t**

DEPE Header Structure for WiMAX (802.16m)

The DEPE Header Structure for WiMAX. Can be used in the BD itself if BD[NOH] is set to 0 and B<sub>D[HBA]</sub> is set to NULL. Each 32 bits in the header can be accessed either as a whole or by sub-field.

Warning

Users should write reserved fields to 0 for forward compatibility

**3.5.8.3.3.5.33 Field Documentation****3.5.8.3.3.5.34 uint32\_t depe\_wimax16m\_header\_t::clsb**

Circularly Left Shift B Sub-block.

**3.5.8.3.3.5.35 uint32\_t depe\_wimax16m\_header\_t::rmno**

Rate Matching Number of Output bits.

**3.5.8.3.3.5.36 uint32\_t depe\_wimax16m\_header\_t::clsy**

Circularly Left Shift Y Sub-block.

**3.5.8.3.3.5.37 uint32\_t depe\_wimax16m\_header\_t::clsw**

Circularly Left Shift W Sub-block.

**3.5.8.3.3.5.38 uint32\_t depe\_wimax16m\_header\_t::cbsi**

Code Block Size Index.

## MAPLE-B3 Module API

### 3.5.8.3.3.5.39 uint32\_t depe\_wimax16m\_header\_t::rd

Randomizer Disable.

Set to 1 to disable

### 3.5.8.3.3.5.40 uint32\_t depe\_wimax16m\_header\_t::lh

Last Header indication.

Indicated the MAPLE that this Header is the last Header in the BD. If [NOH] > 0, this bit should be set only for the last Header. If [NOH] == 0, this bit should be set for the single Header

### 3.5.8.3.3.5.41 uint32\_t depe\_wimax16m\_header\_t::cd

CRC Disable.

Set to 1 to disable CRC calculation.

### 3.5.8.3.3.5.42 uint32\_t depe\_wimax16m\_header\_t::noh

Number of Headers.

Number of Headers included in this job

### 3.5.8.3.3.5.43 union depe\_umts\_header\_t

DEPE Header Structure for UMTS.

The DEPE Header Structure for UMTS. Can be used in the BD itself if BD[NOH] is set to 0 and BD[HBA] is set to NULL. Each 32 bits in the header can be accessed either as a whole or by sub-field.

Warning

Users should write reserved fields to 0 for forward compatibility

### 3.5.8.3.3.5.44 Field Documentation

#### 3.5.8.3.3.5.45 uint32\_t depe\_umts\_header\_t::pfem2

Parity First Eminus #2.

Error decrement variable (eminus) for second rate matching stage of the parity first stream

#### 3.5.8.3.3.5.46 uint32\_t depe\_umts\_header\_t::cbs

Code Block Size.

The number of bits in the current CB. The size can vary from 40 to 5114. Other values are reserved

#### 3.5.8.3.3.5.47 uint32\_t depe\_umts\_header\_t::bct

Bit Collection Type.

00 Systematic, first parity and second parity are collected in separate vectors. 01 Systematic, first parity and second parity bits are interleaved by a rectangular interleaver with 2 rows 10 Systematic, first parity and second parity bits are interleaved by a rectangular interleaver with 4 rows 11 Systematic, first parity and second parity bits are interleaved by a rectangular interleaver with 6 rows

### **3.5.8.3.3.5.48 uint32\_t depe\_umts\_header\_t::obo**

Output Buffer Offset.

Offset of the first bit of the encoded block in the DEPE output buffer. Used for concatenating the current CB with previous CB from the same transport block in system memory

### **3.5.8.3.3.5.49 uint32\_t depe\_umts\_header\_t::ibo**

Input Buffer Offset.

Offset of the first bit of the input CB in the MAPLE input buffer pointed by [IBA] field of the DEPE BD. Used for supporting CB segmentation. Required due to the lack of filler bits in expected input

### **3.5.8.3.3.5.50 uint32\_t depe\_umts\_header\_t::cbc**

Continuous Bit Collection.

Indicates the DEPE that the current CB is a following CB in a current TB executed successively and in order in the DEPE in order to support full TB bit collection

### **3.5.8.3.3.5.51 uint32\_t depe\_umts\_header\_t::p**

Number of Physical channels.

This field indicates the number of physical channel allocated for the current job. This is ignored if bit collection is not done by a rectangular interleaver (that is, if BCM=0 or BCT=0). 0 is a reserved value

### **3.5.8.3.3.5.52 uint32\_t depe\_umts\_header\_t::bcm**

Bit Collection Mode.

0 - Systematic, first parity and second parity are interlaced. 1 - according to BCT

### **3.5.8.3.3.5.53 uint32\_t depe\_umts\_header\_t::rep**

Repetition.

0 - RM2 implements puncturing. 1 - RM2 implements repetition

### **3.5.8.3.3.5.54 uint32\_t depe\_umts\_header\_t::rrm**

Reset Rate Matching machine.

Indicates the DEPE whether to reset the error parameters or to resume with the current internal error parameters values assuming the current CB is the successive CB in the transport block of the previous task

## MAPLE-B3 Module API

### 3.5.8.3.3.5.55 `uint32_t depe_umts_header_t::sd`

Scrambling Disable.

Set to 1 to disable

### 3.5.8.3.3.5.56 `uint32_t depe_umts_header_t::lh`

Last Header indication.

Indicated the MAPLE that this Header is the last Header in the BD. If [NOH] > 0, this bit should be set only for the last Header. If [NOH] == 0, this bit should be set for the single Header

### 3.5.8.3.3.5.57 `uint32_t depe_umts_header_t::cd`

CRC Disable.

Set to 1 to disable CRC calculation.

### 3.5.8.3.3.5.58 `uint32_t depe_umts_header_t::noh`

Number of Headers.

Number of Headers included in this job

### 3.5.8.3.3.5.59 `uint32_t depe_umts_header_t::psem2`

Parity Second Eminus #2.

Error decrement variable (eminus) for the second RM stage of the second parity stream

### 3.5.8.3.3.5.60 `uint32_t depe_umts_header_t::pem1`

Parity Eminus #1.

This parameter is used to calculate the error decrement variable (eminus) for the first RM stage of the parity streams. For E-DCH processing must be disabled by clearing to zero

### 3.5.8.3.3.5.61 `uint32_t depe_umts_header_t::sei`

Systematic Eini.

Initial error variable (eini) for systematic stream RM

### 3.5.8.3.3.5.62 `uint32_t depe_umts_header_t::sem`

Systematic Eminus.

Error decrement variable (eminus) for systematic stream RM

### 3.5.8.3.3.5.63 `uint32_t depe_umts_header_t::psei2`

Parity Second Eini #2.

Initial error variable (eini) for the second rate matching stage of the second parity stream

#### **3.5.8.3.3.5.64 uint32\_t depe\_umts\_header\_t::pfei2**

Parity First Eini #2.

Initial error variable (eini) for the second rate matching stage of the first parity stream

#### **3.5.8.3.3.5.65 uint32\_t depe\_umts\_header\_t::psei1**

Parity Second Eini #1.

Initial error variable (eini) for the first rate matching stage of the second parity stream. For E-DCH processing must be disabled by assigning to any value bigger than zero

#### **3.5.8.3.3.5.66 uint32\_t depe\_umts\_header\_t::pfei1**

Parity First Eini #1.

Initial error variable (eini) for the first rate matching stage of the first parity stream. For E-DCH processing must be disabled by assigning to any value bigger than zero.

#### **3.5.8.3.3.5.67 uint32\_t depe\_umts\_header\_t::pso**

Parity Second Offset.

This field is valid when [BCM] is set, and indicates the offset of the parity second bits in the output vector

#### **3.5.8.3.3.5.68 uint32\_t depe\_umts\_header\_t::pfo**

Parity First Offset.

This field is valid when [BCM] is set, and indicates the offset of the parity first bits in the output vector

#### **3.5.8.3.3.5.69 uint32\_t depe\_umts\_header\_t::ncb**

Number of Code Block.

Indicates the number of CBs in the current TB. Used for calculating the X parameter

#### **3.5.8.3.3.5.70 uint32\_t depe\_umts\_header\_t::epfei2**

Extension for Parity First Eini #2.

3 bits extension for [PFEI2]

#### **3.5.8.3.3.5.71 uint32\_t depe\_umts\_header\_t::epsei2**

Extension for Parity Second Eini #2.

2 bits extension for [PSEI2].

## MAPLE-B3 Module API

### 3.5.8.3.3.5.72 `uint32_t depe_umts_header_t::epsei1`

Extension for Parity Second Eini #1.

2 bits extension for [PSEI1]

### 3.5.8.3.3.5.73 `uint32_t depe_umts_header_t::epfei1`

Extension for Parity First Eini #1.

3 bits extension for [PFEI1]

### 3.5.8.3.3.5.74 `uint32_t depe_umts_header_t::epsem2`

Extension for Parity Second Eminus #2.

2 bits extension for [PSEM2]

### 3.5.8.3.3.5.75 `uint32_t depe_umts_header_t::epem1`

Extension for Parity Eminus #1.

3 bits extension for [PEM1]. For E-DCH processing must be disabled by clearing to zero

### 3.5.8.3.3.5.76 `uint32_t depe_umts_header_t::esei`

Extension for systematic Eini.

2 bits extension for [SEI]

### 3.5.8.3.3.5.77 `uint32_t depe_umts_header_t::esem`

Extension for Systematic Eminus.

2 bits extension for [SEM]

## 3.5.8.3.3.5.78 Enumeration Type Documentation

### 3.5.8.3.3.5.79 anonymous enum

DEPE Header Enumeration.

Enumerator

***DEPE\_HEADER\_1*** Access to BD[DEPE\_HEADER\_1] - Relevant for all Standards.

***DEPE\_HEADER\_2*** Access to BD[DEPE\_HEADER\_2] - Relevant for all Standards.

***DEPE\_HEADER\_3*** Access to BD[DEPE\_HEADER\_3] - Relevant for 3GLTE and UMTS Standards only.

***DEPE\_HEADER\_4*** Access to BD[DEPE\_HEADER\_4] - Relevant for 3GLTE and UMTS Standards only.

***DEPE\_HEADER\_5*** Access to BD[DEPE\_HEADER\_5] - Relevant for UMTS Standard only.

***DEPE\_HEADER\_6*** Access to BD[DEPE\_HEADER\_6] - Relevant for UMTS Standard only.

***DEPE\_HEADER\_7*** Access to BD[DEPE\_HEADER\_7] - Relevant for UMTS Standard only.

**DEPE\_HEADER\_8** Access to BD[DEPE\_HEADER\_8] - Relevant for UMTS Standard only.  
**DEPE\_NUM\_HEADERS** Number of DEPE headers in BD.

## 3.5.9 Maple PUSCH API

### 3.5.9.1 Overview

MAPLE PUSCH Initialization and Runtime API

#### Modules

- PUSCH Initialization
- PUSCH Runtime

#### 3.5.9.1.1 PUSCH Initialization

##### 3.5.9.1.1.1 Overview

PUSCH device initialization API

#### Data Structures

- struct `pusch_open_params_t`
- struct `maple_pusch_ch_open_additional_interrupt`
- struct `maple_pusch_ch_open_term_additional_interrupt`
- struct `maple_pusch_ch_open_params_t`

#### Macros

- #define `PUSCH_DEV_ID_0` 0
- #define `PUSCH_DEV_NAME_0` "PUSCH0"
- #define `PUSCH_DEV_NAME_1` "PUSCH1"

#### Typedefs

- typedef struct  
  `maple_pe_init_params_s` `maple_pusch_init_params_s`
- typedef `maple_pe_init_params_t` `maple_pusch_init_params_t`
- typedef void(\* `add_int_cb`)(void \*job\_handle, void \*param)
- typedef void(\* `maple_pusch_int_cb_t`)(void \*job\_handle, void \*user)

#### Enumerations

- enum

## MAPLE-B3 Module API

### Functions

- os\_status `maplePuschInitialize` (`maple_pusch_init_params_s *init_params`, `unsigned int num_devices`, `os_status(*channel_dispatch)(void *channel, void *jobs, int *num_jobs)`, `void(*channel_reap)(void *channel, void *maple)`)

#### 3.5.9.1.1.2 Data Structure Documentation

##### 3.5.9.1.1.2.1 `struct pusch_open_params_t`

MAPLE PUSCH LLD Device Open paramaters.

###### Data Fields

- `void * maple_handle`
- `maple_pe_bd_priority_t maple_pe_bd_priority`
- `maple_pe_num_bd_t maple_pe_max_num_bd_rings`

###### 3.5.9.1.1.2.2 Field Documentation

###### 3.5.9.1.1.2.3 `void* pusch_open_params_t::maple_handle`

Handle returned from `osCopDeviceOpen()` for MAPLE controller.

###### 3.5.9.1.1.2.4 `maple_pe_bd_priority_t pusch_open_params_t::maple_pe_bd_priority`

BD rings priority scheduling - only configured by MAPLE master.

###### 3.5.9.1.1.2.5 `maple_pe_num_bd_t pusch_open_params_t::maple_pe_max_num_bd_rings`

The max number of BD rings for each priority - only configured by MAPLE master.

##### 3.5.9.1.1.2.6 `struct maple_pusch_ch_open_additional_interrupt`

MAPLE PUSCH channel open parameters for additional interrupt.

###### Data Fields

- `uint32_t int_enable:1`
- `uint32_t multiplexed_int:1`
- `os_hwi_dispatcher int_dispatcher`
- `maple_pusch_int_cb_t int_callback`
- `os_hwi_handle int_num`
- `os_hwi_priority int_priority`

###### 3.5.9.1.1.2.7 Field Documentation

###### 3.5.9.1.1.2.8 `uint32_t maple_pusch_ch_open_additional_interrupt::int_enable`

Set to 1 to enable symbol interrupt for this channel.

**3.5.9.1.1.2.9 uint32\_t maple\_pusch\_ch\_open\_additional\_interrupt::multiplexed\_int**

Set to 1 for the driver if this is a multiplexed interrupt line, for example if this interrupt line is used for multiple channels.

**3.5.9.1.1.2.10 os\_hwi\_dispatcher maple\_pusch\_ch\_open\_additional\_interrupt::int\_dispatcher**

Interrupt dispatcher to be called when interrupt occurs.

**3.5.9.1.1.2.11 maple\_pusch\_int\_cb\_t maple\_pusch\_ch\_open\_additional\_interrupt::int\_callback**

User call back function to be called on interrupt assertion.

**3.5.9.1.1.2.12 os\_hwi\_handle maple\_pusch\_ch\_open\_additional\_interrupt::int\_num**

Which interrupt line on this device should the interrupt handler register to.

**3.5.9.1.1.2.13 os\_hwi\_priority maple\_pusch\_ch\_open\_additional\_interrupt::int\_priority**

Interrupt priority.

**3.5.9.1.1.2.14 struct maple\_pusch\_ch\_open\_term\_additional\_interrupt**

MAPLE PUSCH channel open parameters for additional termination interrupts.

**Data Fields**

- uint32\_t int\_enable:1
- uint32\_t multiplexed\_int:1
- os\_hwi\_dispatcher int\_dispatcher
- add\_int\_cb int\_callback
- os\_hwi\_handle int\_num
- os\_hwi\_priority int\_priority

**3.5.9.1.1.2.15 Field Documentation****3.5.9.1.1.2.16 uint32\_t maple\_pusch\_ch\_open\_term\_additional\_interrupt::int\_enable**

Set to 1 to enable symbol interrupt for this channel.

**3.5.9.1.1.2.17 uint32\_t maple\_pusch\_ch\_open\_term\_additional\_interrupt::multiplexed\_int**

Set to 1 for the driver if this is a multiplexed interrupt line, for example if this interrupt line is used for multiple channels.

**3.5.9.1.1.2.18 os\_hwi\_dispatcher maple\_pusch\_ch\_open\_term\_additional\_interrupt::int\_dispatcher**

Interrupt dispatcher to be called when interrupt occurs.

## MAPLE-B3 Module API

### 3.5.9.1.1.2.19 **add\_int\_cb maple\_pusch\_ch\_open\_term\_additional\_interrupt::int\_callback**

Call back function to be called on interrupt assertion.

### 3.5.9.1.1.2.20 **os\_hwi\_handle maple\_pusch\_ch\_open\_term\_additional\_interrupt::int\_num**

Which interrupt line on this device should the interrupt handler register to.

### 3.5.9.1.1.2.21 **os\_hwi\_priority maple\_pusch\_ch\_open\_term\_additional\_interrupt::int\_priority**

Interrupt priority.

### 3.5.9.1.1.2.22 **struct maple\_pusch\_ch\_open\_params\_t**

MAPLE PUSCH channel open parameters type.

#### Data Fields

- [maple\\_pe\\_ch\\_open\\_params\\_t pe\\_ch\\_params](#)
- [maple\\_pusch\\_ch\\_open\\_additional\\_interrupt ctrl\\_interrupt](#)
- [add\\_int\\_cb done\\_cb](#)
- [add\\_int\\_cb all\\_ctrl\\_done\\_cb](#)
- [maple\\_pusch\\_ch\\_open\\_term\\_additional\\_interrupt eq\\_term\\_interrupt](#)
- [maple\\_pusch\\_ch\\_open\\_term\\_additional\\_interrupt pu\\_term\\_interrupt](#)

### 3.5.9.1.1.2.23 **Field Documentation**

### 3.5.9.1.1.2.24 **maple\_pe\_ch\_open\_params\_t maple\_pusch\_ch\_open\_params\_t::pe\_ch\_params**

PE channel - common parameters.

### 3.5.9.1.1.2.25 **maple\_pusch\_ch\_open\_additional\_interrupt maple\_pusch\_ch\_open\_params\_t::ctrl\_interrupt**

Control interrupt initialization.

### 3.5.9.1.1.2.26 **add\_int\_cb maple\_pusch\_ch\_open\_params\_t::done\_cb**

Callback for PUSCH User Done.

### 3.5.9.1.1.2.27 **add\_int\_cb maple\_pusch\_ch\_open\_params\_t::all\_ctrl\_done\_cb**

Callback for PUSCH All Users Ctrl Done.

### 3.5.9.1.1.2.28 **maple\_pusch\_ch\_open\_term\_additional\_interrupt maple\_pusch\_ch\_open\_params\_t::eq\_term\_interrupt**

All EQ Termination users interrupt initialization.

### 3.5.9.1.1.2.29 `maple_pusch_ch_open_term_additional_interrupt maple_pusch_ch_open_← params_t::pu_term_interrupt`

All PU Termination users interrupt initialization.

### 3.5.9.1.1.3 Macro Definition Documentation

#### 3.5.9.1.1.3.1 `#define PUSCH_DEV_ID_0 0`

PUSCH number 0 in MAPLE.

#### 3.5.9.1.1.3.2 `#define PUSCH_DEV_NAME_0 "PUSCH0"`

MAPLE0 PUSCH0 device name.

#### 3.5.9.1.1.3.3 `#define PUSCH_DEV_NAME_1 "PUSCH1"`

MAPLE1 PUSCH1 device name.

### 3.5.9.1.1.4 Typedef Documentation

#### 3.5.9.1.1.4.1 `typedef struct maple_pe_init_params_s maple_pusch_init_params_s`

MAPLE PUSCH initialization parameters type for one PE.

#### 3.5.9.1.1.4.2 `typedef maple_pe_init_params_t maple_pusch_init_params_t`

MAPLE PUSCH initialization parameters type for multiple PEs.

#### 3.5.9.1.1.4.3 `typedef void(* add_int_cb)(void *job_handle, void *param)`

Interrupt Callbacks function typedef.

Pointer to BD call back function to be called on interrupt assertion

#### 3.5.9.1.1.4.4 `typedef void(* maple_pusch_int_cb_t)(void *job_handle, void *user)`

Pointer to user call back function to be called on interrupt assertion.

### 3.5.9.1.1.5 Enumeration Type Documentation

#### 3.5.9.1.1.5.1 `anonymous enum`

MAPLE PUSCH steering bits pointers mapping.

Use it for accessing relevant `maple_pe_ch_open_params_t.steering_bits[x]`

## MAPLE-B3 Module API

### 3.5.9.1.1.6 Function Documentation

**3.5.9.1.1.6.1 `os_status maplePuschInitialize ( maple_pusch_init_params_s * init_params,  
unsigned int num_devices, os_status(*)(void *channel, void *jobs, int *num_jobs)  
channel_dispatch, void(*)(void *channel, void *maple) channel_reap )`**

Initializes the PUSCH driver's structures

The driver can supply default MAPLE parameters for initialization. The user can override these parameters by specifying an alternative MAPLE parameters structure. Although this function is called by all cores, only the master core performs the initialization of the MAPLE registers.

Parameters

in	<i>init_params</i>	- MAPLE Initialization parameters. if NULL, default MAPLE parameters will be used.
in	<i>num_devices</i>	- Number of PUSCH devices
in	<i>channel_dispatch</i>	- Pointer to channel dispatch function.
in	<i>channel_reap</i>	- Pointer to channel reap function.

Returns

OS\_SUCCESS

Warning

This function is generally called by `osArchInitialize()` as part of the kernel and drivers

### 3.5.9.1.2 PUSCH Runtime

#### 3.5.9.1.2.1 Overview

PUSCH Runtime API

#### Macros

- #define `PUSCH_MAX_NUM_BD_FOR_DISPATCHH` 8
- #define `PUSCH_NUM_OF_ROWS(x)` ((x) - 1)

#### Functions

- INLINE uint32\_t `PUSCH_SEGMENT_HEADER_USER_TYPE` (`pusch_segment_header_user_type_t user_type_0, pusch_segment_header_user_type_t user_type_1, pusch_segment_header_user_type_t user_type_2, pusch_segment_header_user_type_t user_type_3`)
- INLINE uint32\_t `PUSCH_SEGMENT_RB_START` (`uint8_t rb_start`)

## PUSCH Channel Control Commands

Used in osCopChannelCtrl()

- #define MAPLE\_PUSCH\_CMD\_CTRL\_POLL (0x00001000 | COP\_LLD\_COMMAND)
- #define PUSCH\_CH\_CMD\_GET\_EQPE\_STATUS (0x00002000 | COP\_LLD\_COMMAND)
- #define PUSCH\_CH\_CMD\_GET\_TERM\_STATUS (0x00003000 | COP\_LLD\_COMMAND)
- #define PUSCH\_CH\_CMD\_SET\_USER\_NEIGHBOR\_READY (0x00004000 | COP\_LLD\_COMMAND)

## PUSCH\_CH\_CMD\_GET\_TERM\_STATUS flags

Used to retrieve data from all\_done\_status after PUSCH\_CH\_CMD\_GET\_TERM\_STATUS was executed

- enum {
   
PUSCH\_TERM\_STATUS\_ALL\_CTRL\_DONE = 0x1, PUSCH\_TERM\_STATUS\_ALL\_EQ\_TERM\_DONE = 0x2, PUSCH\_TERM\_STATUS\_ALL\_PU\_TERM\_DONE = 0x4,
   
PUSCH\_TERM\_STATUS\_PU\_TERM\_NUM\_MASK = 0x0000FF00, PUSCH\_TERM\_STATUS\_EQ\_TERM\_NUM\_MASK = 0x00FF0000 }

## Flags for maple\_pusch\_job\_t.flags

- #define PUSCH\_BD\_MANUAL\_ACTIVATION 0x80000000
- #define PUSCH\_BD\_ALL\_USERS\_DONE\_INT\_EN 0x10000000
- #define PUSCH\_BD\_ALL\_CTRL\_INT\_EN 0x08000000
- #define PUSCH\_BD\_ALL\_EQ\_TERM\_INT\_EN 0x04000000
- #define PUSCH\_BD\_ALL\_PU\_TERM\_INT\_EN 0x02000000
- #define PUSCH\_BD\_EXTENDED\_JOB 0x01000000
- #define PUSCH\_NV\_BETA\_OUT\_EN 0x00800000
- #define PUSCH\_COMP\_EN 0x00400000
- #define PUSCH\_JOINT\_EQ\_EN 0x00200000
- #define PUSCH\_BD\_EXCP\_EN 0x00100000

## Flags for maple\_pusch\_job\_t.config0

- #define PUSCH\_BD\_NV\_BETA\_SRC 0x00100000
- #define PUSCH\_BD\_DECOPPLE 0x00010000

## Number of Columns

- enum pusch\_num\_of\_cols {
   
PUSCH\_9\_COLUMNS = (8 << 12), PUSCH\_10\_COLUMNS = (9 << 12), PUSCH\_11\_COLUMNS = (10 << 12),
   
PUSCH\_12\_COLUMNS = (11 << 12) }

## CQI maximal output - should be set in cqi\_max

- #define OUT\_CQI\_RI\_DECODED 0x0
- #define OUT\_CQI\_AMOUNT1 0x1

## Modulation

- #define MODULATION\_QPSK 0x0

## MAPLE-B3 Module API

- #define MODULATION\_16QAM 0x1
- #define MODULATION\_64QAM 0x2

### Number of HARQ ACK/NACK bits - should be set in ACK\_BITS

- enum pusch\_num\_ack\_bits\_t {
 PUSCH\_1\_HARQ\_ACK\_NACK = (0 << 26), PUSCH\_2\_HARQ\_ACK\_NACK = (1 << 26), PUSCH\_3\_HARQ\_ACK\_NACK = (2 << 26),
 PUSCH\_4\_HARQ\_ACK\_NACK = (3 << 26), PUSCH\_5\_HARQ\_ACK\_NACK = (4 << 26), PUSCH\_6\_HARQ\_ACK\_NACK = (5 << 26),
 PUSCH\_7\_HARQ\_ACK\_NACK = (6 << 26), PUSCH\_8\_HARQ\_ACK\_NACK = (7 << 26), PUSCH\_9\_HARQ\_ACK\_NACK = (8 << 26),
 PUSCH\_10\_HARQ\_ACK\_NACK = (9 << 26), PUSCH\_11\_HARQ\_ACK\_NACK = (10 << 26),
 PUSCH\_12\_HARQ\_ACK\_NACK = (11 << 26),
 PUSCH\_13\_HARQ\_ACK\_NACK = (12 << 26), PUSCH\_14\_HARQ\_ACK\_NACK = (13 << 26),
 PUSCH\_15\_HARQ\_ACK\_NACK = (14 << 26),
 PUSCH\_16\_HARQ\_ACK\_NACK = (15 << 26), PUSCH\_17\_HARQ\_ACK\_NACK = (16 << 26),
 PUSCH\_18\_HARQ\_ACK\_NACK = (17 << 26),
 PUSCH\_19\_HARQ\_ACK\_NACK = (18 << 26), PUSCH\_20\_HARQ\_ACK\_NACK = (19 << 26)
 }

### Segment Header Bits

- #define PUSCH\_SEGMENT\_HEADER\_LV0 0x00800000
- #define PUSCH\_SEGMENT\_HEADER\_LV1 0x00400000
- #define PUSCH\_SEGMENT\_HEADER\_LV2 0x00200000
- #define PUSCH\_SEGMENT\_HEADER\_LV3 0x00100000
- #define PUSCH\_SEGMENT\_HEADER\_C\_EN 0x00000100
- #define PUSCH\_SEGMENT\_HEADER\_SN 0x80000000
- #define PUSCH\_SEGMENT\_HEADER\_LTC\_0 0x00080000
- #define PUSCH\_SEGMENT\_HEADER\_LTC\_1 0x00040000
- #define PUSCH\_SEGMENT\_HEADER\_LTC\_2 0x00020000
- #define PUSCH\_SEGMENT\_HEADER\_LTC\_3 0x00010000
- #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_0 0x00080000
- #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_1 0x00040000
- #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_2 0x00020000
- #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_3 0x00010000
- #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_BITMASK(MASK) (MASK << 16)
- #define PUSCH\_SEGMENT\_HEADER\_W\_OFFSET(OFFSET) (((uint32\_t)((uint16\_t)OFFSET)) << 18)
- #define PUSCH\_SEGMENT\_HEADER\_W\_GAP(GAP) ((uint16\_t)GAP << 2)
- #define PUSCH\_SEGMENT\_HEADER\_F\_OFFSET(OFFSET) (((uint32\_t)((uint16\_t)OFFSET)) << 18)
- #define PUSCH\_SEGMENT\_HEADER\_F\_GAP(GAP) ((uint16\_t)GAP << 2)
- #define PUSCH\_SEGMENT\_HEADER\_SRS\_EN(LAYER\_BITS\_MASK) ((uint32\_t)(LAYERBITS\_MASK << 12))
- #define PUSCH\_SEGMENT\_HEADER\_USER\_RB\_START(LAYER, RBSTART) ((uint32\_t)((RBSTART) << (8 \* (3 - LAYER))))
- #define PUSCH\_SEGMENT\_HEADER\_USER\_RB\_AMOUNT(LAYER, AMOUNT) (((uint32\_t)AMOUNT) << (8 \* (3 - LAYER)))
- #define PUSCH\_SEGMENT\_HEADER\_USER\_ID\_IN\_LAYER(LAYER, USER) (((uint32\_t)USER) << 16)

SER) << (8 \* (3 - LAYER)))

**User Header User type, Should be set in maple\_pusch\_sh\_t.config[8] for groups #0 to #3 and maple\_pusch\_sh\_t.config[9] for groups #4 to #7 .**

- #define PUSCH\_SEGMENT\_HEADER\_GROUP0\_MASK(MASK) (((uint32\_t)(MASK)) << 24)
- #define PUSCH\_SEGMENT\_HEADER\_GROUP1\_MASK(MASK) (((uint32\_t)(MASK)) << 16)
- #define PUSCH\_SEGMENT\_HEADER\_GROUP2\_MASK(MASK) (((uint32\_t)(MASK)) << 8)
- #define PUSCH\_SEGMENT\_HEADER\_GROUP3\_MASK(MASK) (((uint32\_t)(MASK))
- #define PUSCH\_SEGMENT\_HEADER\_GROUP4\_MASK(MASK) PUSCH\_SEGMENT\_HEA←  
DER\_GROUP0\_MASK(MASK)
- #define PUSCH\_SEGMENT\_HEADER\_GROUP5\_MASK(MASK) PUSCH\_SEGMENT\_HEA←  
DER\_GROUP1\_MASK(MASK)
- #define PUSCH\_SEGMENT\_HEADER\_GROUP6\_MASK(MASK) PUSCH\_SEGMENT\_HEA←  
DER\_GROUP2\_MASK(MASK)
- #define PUSCH\_SEGMENT\_HEADER\_GROUP7\_MASK(MASK) PUSCH\_SEGMENT\_HEA←  
DER\_GROUP3\_MASK(MASK)

**User Header User type, Should be set in using PUSCH\_SEGMENT\_HEADER\_USER\_TYPE().**

- enum pusch\_segment\_header\_user\_type\_t {
 PUSCH\_SEGMENT\_HEADER\_USER\_TYPE\_NON\_COMP = 0x00000000, PUSCH\_SEGMEN←  
T\_HEADER\_USER\_TYPE\_EQPE\_TERMINATION = 0x00000001, PUSCH\_SEGMENT\_H←  
EADER\_USER\_TYPE\_PUPE\_TERMINATION = 0x00000002,  
PUSCH\_SEGMENT\_HEADER\_USER\_TYPE\_LLR\_COMBINED = 0x00000003, PUSCH\_SE←  
GMENT\_HEADER\_USER\_TYPE\_EQPE\_COMBINED = 0x00000004 }

**Segment Header number of layers**

- enum pusch\_segment\_header\_lx\_t

**Segment Header number of columns**

- enum pusch\_segment\_header\_cols\_t {
 PUSCH\_SEGMENT\_HEADER\_COLS\_9 = 0x00008000, PUSCH\_SEGMENT\_HEADER\_COL←  
S\_10 = 0x00009000, PUSCH\_SEGMENT\_HEADER\_COLS\_11 = 0x0000a000,  
PUSCH\_SEGMENT\_HEADER\_COLS\_12 = 0x0000b000 }

**Segment Header number of rows**

- enum pusch\_segment\_header\_rows\_t {
 PUSCH\_SEGMENT\_HEADER\_ROWS\_12 = 0x0000000b, PUSCH\_SEGMENT\_HEADER\_R←  
OWS\_24 = 0x00000017, PUSCH\_SEGMENT\_HEADER\_ROWS\_36 = 0x00000023,  
PUSCH\_SEGMENT\_HEADER\_ROWS\_48 = 0x0000002f, PUSCH\_SEGMENT\_HEADER\_R←  
OWS\_60 = 0x0000003b, PUSCH\_SEGMENT\_HEADER\_ROWS\_72 = 0x00000047,  
PUSCH\_SEGMENT\_HEADER\_ROWS\_96 = 0x0000005f, PUSCH\_SEGMENT\_HEADER\_R←  
OWS\_108 = 0x0000006d, PUSCH\_SEGMENT\_HEADER\_ROWS\_120 = 0x00000077,  
PUSCH\_SEGMENT\_HEADER\_ROWS\_144 = 0x0000008f, PUSCH\_SEGMENT\_HEADER\_R←  
OWS\_180 = 0x000000b3, PUSCH\_SEGMENT\_HEADER\_ROWS\_192 = 0x000000bf,  
PUSCH\_SEGMENT\_HEADER\_ROWS\_216 = 0x000000d7, PUSCH\_SEGMENT\_HEADER\_R←

## MAPLE-B3 Module API

```
OWS_240 = 0x000000ef, PUSCH_SEGMENT_HEADER_ROWS_288 = 0x00000011f,
PUSCH_SEGMENT_HEADER_ROWS_300 = 0x00000012d, PUSCH_SEGMENT_HEADER_R←
OWS_324 = 0x000000143, PUSCH_SEGMENT_HEADER_ROWS_360 = 0x000000167,
PUSCH_SEGMENT_HEADER_ROWS_384 = 0x00000017f, PUSCH_SEGMENT_HEADER_R←
OWS_432 = 0x0000001af, PUSCH_SEGMENT_HEADER_ROWS_480 = 0x0000001bf,
PUSCH_SEGMENT_HEADER_ROWS_540 = 0x00000021d, PUSCH_SEGMENT_HEADER_R←
OWS_576 = 0x00000023f, PUSCH_SEGMENT_HEADER_ROWS_600 = 0x000000257,
PUSCH_SEGMENT_HEADER_ROWS_648 = 0x000000287, PUSCH_SEGMENT_HEADER_R←
OWS_720 = 0x0000002cf, PUSCH_SEGMENT_HEADER_ROWS_768 = 0x0000002ff,
PUSCH_SEGMENT_HEADER_ROWS_900 = 0x000000383, PUSCH_SEGMENT_HEADER_R←
OWS_960 = 0x0000003bf, PUSCH_SEGMENT_HEADER_ROWS_972 = 0x0000003cb,
PUSCH_SEGMENT_HEADER_ROWS_1080 = 0x000000437, PUSCH_SEGMENT_HEADER_R←
ROWS_1152 = 0x00000047f, PUSCH_SEGMENT_HEADER_ROWS_1200 = 0x0000004af }
```

### Segment Header Shared columns for W Matrix

- enum `pusch_segment_header_weights_shared_columns_t` {
   
PUSCH\_SEGMENT\_HEADER\_W\_COL\_ALL = 0x0, PUSCH\_SEGMENT\_HEADER\_W\_CO←
 L\_1 = 0x01000000, PUSCH\_SEGMENT\_HEADER\_W\_COL\_2 = 0x02000000,
 PUSCH\_SEGMENT\_HEADER\_W\_COL\_3 = 0x03000000, PUSCH\_SEGMENT\_HEADER\_W←
 \_COL\_4 = 0x04000000, PUSCH\_SEGMENT\_HEADER\_W\_COL\_5 = 0x05000000,
 PUSCH\_SEGMENT\_HEADER\_W\_COL\_6 = 0x06000000 }

### Segment Header Interpolation Weight per RX - Valid for internal interpolation only (INTRP=0).

- enum `pusch_segment_header_w_per_rx_t` { PUSCH\_SEGMENT\_HEADER\_COMMON\_WEIG←
 HT\_ALL\_RX = 0x00000000, PUSCH\_SEGMENT\_HEADER\_DISTINCT\_WEIGHT\_PER\_RX =
 0x40000000 }

### Segment Header weight shared rows

- enum `pusch_segment_header_w_row_t` {
   
PUSCH\_SEGMENT\_HEADER\_WROW\_0 = 0x0, PUSCH\_SEGMENT\_HEADER\_WROW\_1 =
 0x00010000, PUSCH\_SEGMENT\_HEADER\_WROW\_2 = 0x00020000,
 PUSCH\_SEGMENT\_HEADER\_WROW\_3 = 0x00030000, PUSCH\_SEGMENT\_HEADER\_W←
 ROW\_4 = 0x00040000, PUSCH\_SEGMENT\_HEADER\_WROW\_6 = 0x00060000,
 PUSCH\_SEGMENT\_HEADER\_WROW\_12 = 0x000c0000 }

### Segment Header Shared columns for S Matrix

- enum `pusch_segment_header_shared_columns_t` {
   
PUSCH\_SEGMENT\_HEADER\_S\_COL\_ALL = 0x0, PUSCH\_SEGMENT\_HEADER\_S\_COL\_1 =
 0x00000100, PUSCH\_SEGMENT\_HEADER\_S\_COL\_2 = 0x00000200,
 PUSCH\_SEGMENT\_HEADER\_S\_COL\_3 = 0x00000300, PUSCH\_SEGMENT\_HEADER\_S←
 COL\_4 = 0x00000400, PUSCH\_SEGMENT\_HEADER\_S\_COL\_5 = 0x00000500,
 PUSCH\_SEGMENT\_HEADER\_S\_COL\_6 = 0x00000600 }
- enum `pusch_segment_header_shared_rows_t` {
   
PUSCH\_SEGMENT\_HEADER\_S\_ROW\_ALL = 0x0, PUSCH\_SEGMENT\_HEADER\_S\_RO←

```

W_1 = 0x0000001, PUSCH_SEGMENT_HEADER_S_ROW_2 = 0x0000002,
PUSCH_SEGMENT_HEADER_S_ROW_3 = 0x0000003, PUSCH_SEGMENT_HEADER_S_←
ROW_4 = 0x0000004, PUSCH_SEGMENT_HEADER_S_ROW_6 = 0x0000006,
PUSCH_SEGMENT_HEADER_S_ROW_12 = 0x000000c }

```

### Segment Header S Matrix scale type

- enum `pusch_segment_header_s_scl_type_t` { `PUSCH_SEGMENT_HEADER_S_SCL_TYPE_SI←NGLE` = 0x0, `PUSCH_SEGMENT_HEADER_S_SCL_TYPE_DIFFERENT` = 0x00002000 }

### Segment Header Interpolation mode

- enum `pusch_segment_header_intrp_type_t` { `PUSCH_SEGMENT_HEADER_INTRP_II2` = 0x0, `PUSCH_SEGMENT_HEADER_INTRP_EXTERNAL` = 0x20000000, `PUSCH_SEGMENT_HE←ADER_INTRP_NONE` = 0x30000000 }

### User Header Bits

- #define `PUSCH_USER_HEADER_DONE_INT_EN` 0x80000000
- #define `PUSCH_USER_HEADER_CTRL_INT_EN` 0x40000000
- #define `PUSCH_USER_HEADER_DISCARD_CW1` 0x10000000
- #define `PUSCH_USER_HEADER_DISCARD_CW0` 0x08000000
- #define `PUSCH_USER_HEADER_FH_ENABLE` 0x04000000
- #define `PUSCH_USER_NV_BETA_OUT_EN` 0x00100000
- #define `PUSCH_USER_HEADER_LAYER_0` 0x00010000
- #define `PUSCH_USER_HEADER_LAYER_1` 0x00020000
- #define `PUSCH_USER_HEADER_LAYER_2` 0x00040000
- #define `PUSCH_USER_HEADER_LAYER_3` 0x00080000
- #define `PUSCH_USER_HEADER_SRS_EN` 0x80000000
- #define `PUSCH_USER_HEADER_CARRIER_0` 0x00100000
- #define `PUSCH_USER_HEADER_CARRIER_1` 0x00200000
- #define `PUSCH_USER_HEADER_CARRIER_2` 0x00400000
- #define `PUSCH_USER_HEADER_CARRIER_3` 0x00800000
- #define `PUSCH_USER_HEADER_CARRIER_4` 0x01000000
- #define `PUSCH_USER_HEADER_HOE_CW_EN` 0x80000000
- #define `PUSCH_USER_HEADER_LLMAP_CW_HYBRID` 0x08000000
- #define `PUSCH_USER_HEADER_HAOE_CW_EN` 0x00020000
- #define `PUSCH_USER_HEADER_FTH_CW_EN` 0x00008000
- #define `PUSCH_USER_HEADER_CRC_A_STP_CW_EN` 0x00002000
- #define `PUSCH_USER_HEADER_W1E_CW` 0x04000000
- #define `PUSCH_USER_HEADER_W2E_CW` 0x02000000
- #define `PUSCH_USER_HEADER_CQI_MAX_OUT_EN` 0x80000000

#### 3.5.9.1.2.2 Macro Definition Documentation

##### 3.5.9.1.2.2.1 #define MAPLE\_PUSCH\_CMD\_CTRL\_POLL (0x00001000 | COP\_LLD\_COMMAND)

Polling the channel for finished jobs.

## MAPLE-B3 Module API

**3.5.9.1.2.2.2 #define PUSCH\_CH\_CMD\_GET\_EQPE\_STATUS (0x00002000 | COP\_LLD\_COMMAND)**

This command expects to receive as a parameter a PUSCH job, and will return the EQPE status through the job's segment\_in\_done\_ptr field.

**3.5.9.1.2.2.3 #define PUSCH\_CH\_CMD\_GET\_TERM\_STATUS (0x00003000 | COP\_LLD\_COMMAND)**

This command expects to receive as a parameter a PUSCH job, and will return the done status through the job's term\_status field.

**3.5.9.1.2.2.4 #define PUSCH\_CH\_CMD\_SET\_USER\_NEIGHBOR\_READY (0x00004000 | COP\_LLD\_COMMAND)**

This command expects to receive as a parameter a PUSCH job, and will set the neighbor ready field.

**3.5.9.1.2.2.5 #define PUSCH\_MAX\_NUM\_BD\_FOR\_DISPATCH 8**

Maximum number of BDs that are allowed to dispatch all at once.

**3.5.9.1.2.2.6 #define PUSCH\_BD\_MANUAL\_ACTIVATION 0x80000000**

If set PUSCH will assert User Done Interrupt when all users in the BD are done.

**3.5.9.1.2.2.7 #define PUSCH\_BD\_ALL\_USERS\_DONE\_INT\_EN 0x10000000**

If set PUSCH will assert User Done Interrupt when all users in the BD are done.

**3.5.9.1.2.2.8 #define PUSCH\_BD\_ALL\_CTRL\_INT\_EN 0x08000000**

If set PUSCH will assert Ctrl Interrupt when control of all users in the BD is done.

**3.5.9.1.2.2.9 #define PUSCH\_BD\_ALL\_EQ\_TERM\_INT\_EN 0x04000000**

If set PUSCH will assert ALL\_EQ\_TERM\_DONE\_INT when all EQ termination users in the BD are done.

**3.5.9.1.2.2.10 #define PUSCH\_BD\_ALL\_PU\_TERM\_INT\_EN 0x02000000**

If set PUSCH will assert ALL\_PU\_TERM\_DONE\_INT when all PU termination users in the BD are done.

**3.5.9.1.2.2.11 #define PUSCH\_BD\_EXTENDED\_JOB 0x01000000**

Buffer Descriptor Extension.

Indicates if either Joint Equalization (i.e. JEQ\_EN == 1) or Post Equalization/LLR combining or termination of users after EQPE or PUPE stages (COMP\_EN == 1) enabled hence BD extension is applicable.

**3.5.9.1.2.2.12 #define PUSCH\_NV\_BETA\_OUT\_EN 0x00800000**

NV BETA out enable.

When this bit and internal NV Beta and EQPE debug are all enabled maple will write the NV Beta result for the user after the equalization data and scale in the EQPE debug result buffer. (in the same way as for EQPE termination users).

**3.5.9.1.2.2.13 #define PUSCH\_COMP\_EN 0x00400000**

PUSCH EQPE COMP enable bit.

**3.5.9.1.2.2.14 #define PUSCH\_JOINT\_EQ\_EN 0x00200000**

PUSCH Joint Equalization enable bit.

**3.5.9.1.2.2.15 #define PUSCH\_BD\_EXCP\_EN 0x00100000**

Extended CP.

Indicate if this sub-frame is with normal Cyclic Prefix or extended CP. Used by the MAPLE-B3 to identify the number of columns of the users.

**3.5.9.1.2.2.16 #define PUSCH\_BD\_NV\_BETA\_SRC 0x00100000**

Generated NV & BETA samples internally during EQPE2 processing, else NV & BETA samples calculated by the host.

The MAPLE-B3 reads the samples from the address specified by NV\_BETA\_POINTER in the user header

**3.5.9.1.2.2.17 #define PUSCH\_BD\_DECOPULE 0x00010000**

Enable Decouple mode.

**3.5.9.1.2.2.18 #define PUSCH\_NUM\_OF\_ROWS( x ) ((x) - 1)**

Number of Rows Indicates the number of rows in the resource element grid.

configure using macro or set number of rows - 1, for example for 12 rows should be 11.

**3.5.9.1.2.2.19 #define OUT\_CQI\_RI\_DECODED 0x0**

Output CQI according to the decoded RI value (CQI\_AMOUNT0\_x or CQI\_AMOUNT1\_x).

**3.5.9.1.2.2.20 #define OUT\_CQI\_AMOUNT1 0x1**

Always output the CQI according to CQI\_AMOUNT1\_x.

## MAPLE-B3 Module API

### **3.5.9.1.2.2.21 #define MODULATION\_QPSK 0x0**

QPSK Modulation.

### **3.5.9.1.2.2.22 #define MODULATION\_16QAM 0x1**

16QAM Modulation

### **3.5.9.1.2.2.23 #define MODULATION\_64QAM 0x2**

64QAM Modulation

### **3.5.9.1.2.2.24 #define PUSCH\_SEGMENT\_HEADER\_LV0 0x00800000**

Layer #0 Valid.

Indicates that layer #0 is valid and contains data in the current segment

### **3.5.9.1.2.2.25 #define PUSCH\_SEGMENT\_HEADER\_LV1 0x00400000**

Layer #1 Valid.

Indicates that layer #1 is valid and contains data in the current segment

### **3.5.9.1.2.2.26 #define PUSCH\_SEGMENT\_HEADER\_LV2 0x00200000**

Layer #2 Valid.

Indicates that layer #2 is valid and contains data in the current segment

### **3.5.9.1.2.2.27 #define PUSCH\_SEGMENT\_HEADER\_LV3 0x00100000**

Layer #3 Valid.

Indicates that layer #3 is valid and contains data in the current segment

### **3.5.9.1.2.2.28 #define PUSCH\_SEGMENT\_HEADER\_C\_EN 0x00000100**

C Matrix Enable.

Indicates whether external C matrix is to be used for the current segment or assume internally that C=I (Identity matrix)

### **3.5.9.1.2.2.29 #define PUSCH\_SEGMENT\_HEADER\_SN 0x80000000**

Slot Number.

If set, signals that this segment belongs to the second Slot of the sub-frame, else to first slot on the sub-frame.

### **3.5.9.1.2.2.30 #define PUSCH\_SEGMENT\_HEADER\_LTC\_0 0x00080000**

cancel layer 0

**3.5.9.1.2.2.31 #define PUSCH\_SEGMENT\_HEADER\_LTC\_1 0x00040000**

cancel layer 1

**3.5.9.1.2.2.32 #define PUSCH\_SEGMENT\_HEADER\_LTC\_2 0x00020000**

cancel layer 2

**3.5.9.1.2.2.33 #define PUSCH\_SEGMENT\_HEADER\_LTC\_3 0x00010000**

cancel layer 3

**3.5.9.1.2.2.34 #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_0 0x00080000**

The user allocated to layer #0 with USER\_ID\_L0: it is its last processed segment in the sub-frame.

**3.5.9.1.2.2.35 #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_1 0x00040000**

The user allocated to layer #1 with USER\_ID\_L1: it is its last processed segment in the sub-frame.

**3.5.9.1.2.2.36 #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_2 0x00020000**

The user allocated to layer #2 with USER\_ID\_L2: it is its last processed segment in the sub-frame.

**3.5.9.1.2.2.37 #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_3 0x00010000**

The user allocated to layer #3 with USER\_ID\_L3: it is its last processed segment in the sub-frame.

**3.5.9.1.2.2.38 #define PUSCH\_SEGMENT\_HEADER\_USERS\_DONE\_BITMASK( MASK ) (MASK << 16)**

Set USER\_ID\_Lx as a mask.

**3.5.9.1.2.2.39 #define PUSCH\_SEGMENT\_HEADER\_W\_OFFSET( OFFSET ) (((uint32\_t)((uint16\_t)OFFSET)) << 18)**

Valid for internal interpolation only (INTRP=0).

Indicates the offset from the W pointer base address where the W inputs for the current job are to be fetched by MAPLE-B3.

**3.5.9.1.2.2.40 #define PUSCH\_SEGMENT\_HEADER\_W\_GAP( GAP ) ((uint16\_t)GAP << 2)**

Valid for internal interpolation only (INTRP=0).

Indicates the gap between W vectors to be fetched by MAPLE-B3.

**3.5.9.1.2.2.41 #define PUSCH\_SEGMENT\_HEADER\_F\_OFFSET( OFFSET ) (((uint32\_t)((uint16\_t)OFFSET)) << 18)**

Valid only if one or more of the LTCbits are set.

## MAPLE-B3 Module API

Indicates the offset from the F pointer base address (of the relevant reference symbol)

**3.5.9.1.2.2.42 #define PUSCH\_SEGMENT\_HEADER\_F\_GAP( GAP ) ((uint16\_t)GAP << 2)**

Valid only if one or more of the LTCbits are set.

Indicates the gap between F vectors to be fetched by MAPLE-B3. Used by MAPLE-B3 in order to calculate the F inputs location.

**3.5.9.1.2.2.43 #define PUSCH\_SEGMENT\_HEADER\_SRS\_EN( LAYER\_BITS\_MASK ) ((uint32\_t)(LAYER\_BITS\_MASK << 12))**

The user of layer *doesn't transmit on the last column, due to SRS transmission (i = 0..3)*.

To be set in segment\_params\_header.config[3]

**3.5.9.1.2.2.44 #define PUSCH\_SEGMENT\_HEADER\_USER\_RB\_START( LAYER, RBSTART ) ((uint32\_t)((RBSTART) << (8 \* (3 - LAYER))))**

The layer's User Resource Block Start.

The Layer allocated Users offset from the first row of the entire Sub-Frames RE-grid in RB resolution. RBSTART Supported offsets 0..107.

**3.5.9.1.2.2.45 #define PUSCH\_SEGMENT\_HEADER\_USER\_RB\_AMOUNT( LAYER, AMOUNT ) ((uint32\_t)AMOUNT << (8 \* (3 - LAYER)))**

The Layer's User Resource Block Amount.

The entire amount of Resource Blocks in the layer, which are (consecutively) allocated, in the current cluster, for the User which occupies the layer. If amount == 0 than the layer is not valid If amount == 1..108, than the layer have 1..108 resource blocks allocation.

**3.5.9.1.2.2.46 #define PUSCH\_SEGMENT\_HEADER\_USER\_ID\_IN\_LAYER( LAYER, USER ) (((uint32\_t)USER) << (8 \* (3 - LAYER)))**

Indicates the User ID of the user located in layer #x of this segment.

**3.5.9.1.2.2.47 #define PUSCH\_SEGMENT\_HEADER\_GROUP0\_MASK( MASK ) (((uint32\_t)(MASK)) << 24)**

1 byte mask indicating which antenna is active in group #0.

**3.5.9.1.2.2.48 #define PUSCH\_SEGMENT\_HEADER\_GROUP1\_MASK( MASK ) (((uint32\_t)(MASK)) << 16)**

1 byte mask indicating which antenna is active in group #1.

**3.5.9.1.2.2.49 #define PUSCH\_SEGMENT\_HEADER\_GROUP2\_MASK( MASK ) (((uint32\_t)(MASK)) << 8)**

1 byte mask indicating which antenna is active in group #2.

**3.5.9.1.2.2.50 #define PUSCH\_SEGMENT\_HEADER\_GROUP3\_MASK( MASK ) ((uint32\_t)(MASK))**

1 byte mask indicating which antenna is active in group #3.

**3.5.9.1.2.2.51 #define PUSCH\_SEGMENT\_HEADER\_GROUP4\_MASK( MASK ) PUSCH\_SEGMENT\_HEADER\_GROUP0\_MASK(MASK)**

1 byte mask indicating which antenna is active in group #4.

**3.5.9.1.2.2.52 #define PUSCH\_SEGMENT\_HEADER\_GROUP5\_MASK( MASK ) PUSCH\_SEGMENT\_HEADER\_GROUP1\_MASK(MASK)**

1 byte mask indicating which antenna is active in group #5.

**3.5.9.1.2.2.53 #define PUSCH\_SEGMENT\_HEADER\_GROUP6\_MASK( MASK ) PUSCH\_SEGMENT\_HEADER\_GROUP2\_MASK(MASK)**

1 byte mask indicating which antenna is active in group #6.

**3.5.9.1.2.2.54 #define PUSCH\_SEGMENT\_HEADER\_GROUP7\_MASK( MASK ) PUSCH\_SEGMENT\_HEADER\_GROUP3\_MASK(MASK)**

1 byte mask indicating which antenna is active in group #7.

**3.5.9.1.2.2.55 #define PUSCH\_USER\_HEADER\_DONE\_INT\_EN 0x80000000**

DONE interrupt enable.

**3.5.9.1.2.2.56 #define PUSCH\_USER\_HEADER\_CTRL\_INT\_EN 0x40000000**

CTRL interrupt enable.

**3.5.9.1.2.2.57 #define PUSCH\_USER\_HEADER\_DISCARD\_CW1 0x10000000**

discard CW 1

**3.5.9.1.2.2.58 #define PUSCH\_USER\_HEADER\_DISCARD\_CW0 0x08000000**

discard CW 0

**3.5.9.1.2.2.59 #define PUSCH\_USER\_HEADER\_FH\_ENABLE 0x04000000**

frequency hopping enable

## MAPLE-B3 Module API

### **3.5.9.1.2.2.60 #define PUSCH\_USER\_NV\_BETA\_OUT\_EN 0x00100000**

If enabled, NV & BETA source samples are generated internally during EQPE2 processing regardless of what is configured in PUSCH BD[PUSCH\_NV\_BETA\_OUT\_EN].

### **3.5.9.1.2.2.61 #define PUSCH\_USER\_HEADER\_LAYER\_0 0x00010000**

user layer 0

### **3.5.9.1.2.2.62 #define PUSCH\_USER\_HEADER\_LAYER\_1 0x00020000**

user layer 1

### **3.5.9.1.2.2.63 #define PUSCH\_USER\_HEADER\_LAYER\_2 0x00040000**

user layer 2

### **3.5.9.1.2.2.64 #define PUSCH\_USER\_HEADER\_LAYER\_3 0x00080000**

user layer 3

### **3.5.9.1.2.2.65 #define PUSCH\_USER\_HEADER\_SRS\_EN 0x80000000**

SRS enable.

### **3.5.9.1.2.2.66 #define PUSCH\_USER\_HEADER\_CARRIER\_0 0x00100000**

carrier 0 is valid

### **3.5.9.1.2.2.67 #define PUSCH\_USER\_HEADER\_CARRIER\_1 0x00200000**

carrier 1 is valid

### **3.5.9.1.2.2.68 #define PUSCH\_USER\_HEADER\_CARRIER\_2 0x00400000**

carrier 2 is valid

### **3.5.9.1.2.2.69 #define PUSCH\_USER\_HEADER\_CARRIER\_3 0x00800000**

carrier 3 is valid

### **3.5.9.1.2.2.70 #define PUSCH\_USER\_HEADER\_CARRIER\_4 0x01000000**

carrier 4 is valid

### **3.5.9.1.2.2.71 #define PUSCH\_USER\_HEADER\_HOE\_CW\_EN 0x80000000**

hard output enable for CW

**3.5.9.1.2.2.72 #define PUSCH\_USER\_HEADER\_LLMAP\_CW\_HYBRID 0x08000000**

hybrid linear log map enable

**3.5.9.1.2.2.73 #define PUSCH\_USER\_HEADER\_HAOE\_CW\_EN 0x00020000**

HARQ accumulator output enable for CW.

**3.5.9.1.2.2.74 #define PUSCH\_USER\_HEADER\_FTH\_CW\_EN 0x00008000**

first HARQ buffer

**3.5.9.1.2.2.75 #define PUSCH\_USER\_HEADER\_CRC\_A\_STP\_CW\_EN 0x00002000**

CRC stop criteria for CW enabled.

**3.5.9.1.2.2.76 #define PUSCH\_USER\_HEADER\_W1E\_CW 0x04000000**

weight 1 enable for CW

**3.5.9.1.2.2.77 #define PUSCH\_USER\_HEADER\_W2E\_CW 0x02000000**

weight 2 enable for CW

**3.5.9.1.2.2.78 #define PUSCH\_USER\_HEADER\_CQI\_MAX\_OUT\_EN 0x80000000**

Enable CQI max out.

**3.5.9.1.2.3 Enumeration Type Documentation****3.5.9.1.2.3.1 anonymous enum**

Enumerator

**PUSCH\_TERM\_STATUS\_ALL\_CTRL\_DONE** Use to extract the ALL\_CTRL\_DONE bit from `pusch_job.term_status`.

**PUSCH\_TERM\_STATUS\_ALL\_EQ\_TERM\_DONE** Use to extract the ALL\_EQ\_TERM\_DONE bit from `pusch_job.term_status`.

**PUSCH\_TERM\_STATUS\_ALL\_PU\_TERM\_DONE** Use to extract the ALL\_PU\_TERM\_DONE bit from `pusch_job.term_status`.

**PUSCH\_TERM\_STATUS\_PU\_TERM\_NUM\_MASK** Use to extract the PU\_TERM\_NUM bit from `pusch_job.term_status`.

**PUSCH\_TERM\_STATUS\_EQ\_TERM\_NUM\_MASK** Use to extract the EQ\_TERM\_NUM bit from `pusch_job.term_status`.

**3.5.9.1.2.3.2 enum pusch\_num\_of\_cols**

Enumerator

**PUSCH\_9\_COLUMNS** 9 Columns

## MAPLE-B3 Module API

**PUSCH\_10\_COLUMNS** 10 Columns  
**PUSCH\_11\_COLUMNS** 11 Columns  
**PUSCH\_12\_COLUMNS** 12 Columns

### 3.5.9.1.2.3.3 enum pusch\_num\_ack\_bits\_t

Enumerator

**PUSCH\_1\_HARQ\_ACK\_NACK** 1 HARQ ACK/NACK Bits  
**PUSCH\_2\_HARQ\_ACK\_NACK** 2 HARQ ACK/NACK Bits  
**PUSCH\_3\_HARQ\_ACK\_NACK** 3 HARQ ACK/NACK Bits  
**PUSCH\_4\_HARQ\_ACK\_NACK** 4 HARQ ACK/NACK Bits  
**PUSCH\_5\_HARQ\_ACK\_NACK** 5 HARQ ACK/NACK Bits  
**PUSCH\_6\_HARQ\_ACK\_NACK** 6 HARQ ACK/NACK Bits  
**PUSCH\_7\_HARQ\_ACK\_NACK** 7 HARQ ACK/NACK Bits  
**PUSCH\_8\_HARQ\_ACK\_NACK** 8 HARQ ACK/NACK Bits  
**PUSCH\_9\_HARQ\_ACK\_NACK** 9 HARQ ACK/NACK Bits  
**PUSCH\_10\_HARQ\_ACK\_NACK** 10 HARQ ACK/NACK Bits  
**PUSCH\_11\_HARQ\_ACK\_NACK** 11 HARQ ACK/NACK Bits  
**PUSCH\_12\_HARQ\_ACK\_NACK** 12 HARQ ACK/NACK Bits  
**PUSCH\_13\_HARQ\_ACK\_NACK** 13 HARQ ACK/NACK Bits  
**PUSCH\_14\_HARQ\_ACK\_NACK** 14 HARQ ACK/NACK Bits  
**PUSCH\_15\_HARQ\_ACK\_NACK** 15 HARQ ACK/NACK Bits  
**PUSCH\_16\_HARQ\_ACK\_NACK** 15 HARQ ACK/NACK Bits  
**PUSCH\_17\_HARQ\_ACK\_NACK** 16 HARQ ACK/NACK Bits  
**PUSCH\_18\_HARQ\_ACK\_NACK** 17 HARQ ACK/NACK Bits  
**PUSCH\_19\_HARQ\_ACK\_NACK** 18 HARQ ACK/NACK Bits  
**PUSCH\_20\_HARQ\_ACK\_NACK** 19 HARQ ACK/NACK Bits

### 3.5.9.1.2.3.4 enum pusch\_segment\_header\_user\_type\_t

Enumerator

**PUSCH\_SEGMENT\_HEADER\_USER\_TYPE\_NON\_COMP** User is non-comp (Regular user).  
**PUSCH\_SEGMENT\_HEADER\_USER\_TYPE\_EQPE\_TERMINATION** User process is terminated after EQPE2 stage.  
**PUSCH\_SEGMENT\_HEADER\_USER\_TYPE\_PUPE\_TERMINATION** User process is terminated after PUPE2 stage.  
**PUSCH\_SEGMENT\_HEADER\_USER\_TYPE\_LLRL\_COMBINED** User combined after PUPE2 stage.  
**PUSCH\_SEGMENT\_HEADER\_USER\_TYPE\_EQPE\_COMBINED** User combined after EQP $\leftarrow$ E2 stage.

### 3.5.9.1.2.3.5 enum pusch\_segment\_header\_cols\_t

Enumerator

<i>PUSCH_SEGMENT_HEADER_COLS_9</i>	9 columns
<i>PUSCH_SEGMENT_HEADER_COLS_10</i>	10 columns
<i>PUSCH_SEGMENT_HEADER_COLS_11</i>	11 columns
<i>PUSCH_SEGMENT_HEADER_COLS_12</i>	12 columns

### 3.5.9.1.2.3.6 enum pusch\_segment\_header\_rows\_t

Enumerator

<i>PUSCH_SEGMENT_HEADER_ROWS_12</i>	12 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_24</i>	24 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_36</i>	36 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_48</i>	48 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_60</i>	60 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_72</i>	72 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_96</i>	96 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_108</i>	124 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_120</i>	120 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_144</i>	144 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_180</i>	180 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_192</i>	192 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_216</i>	216 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_240</i>	240 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_288</i>	288 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_300</i>	300 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_324</i>	324 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_360</i>	360 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_384</i>	384 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_432</i>	432 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_480</i>	480 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_540</i>	540 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_576</i>	576 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_600</i>	600 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_648</i>	648 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_720</i>	720 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_768</i>	768 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_900</i>	900 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_960</i>	960 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_972</i>	972 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_1080</i>	1080 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_1152</i>	1152 rows
<i>PUSCH_SEGMENT_HEADER_ROWS_1200</i>	1200 rows

## MAPLE-B3 Module API

### 3.5.9.1.2.3.7 enum pusch\_segment\_header\_weights\_shared\_columns\_t

Enumerator

**PUSCH\_SEGMENT\_HEADER\_W\_COL\_ALL** All the columns in the resource-elements grid of the current job share the same interpolation weights.

**PUSCH\_SEGMENT\_HEADER\_W\_COL\_1** switch the W weights every single column.

**PUSCH\_SEGMENT\_HEADER\_W\_COL\_2** switch the W weights every 2 columns.

**PUSCH\_SEGMENT\_HEADER\_W\_COL\_3** switch the W weights every 3 columns.

**PUSCH\_SEGMENT\_HEADER\_W\_COL\_4** switch the W weights every 4 columns.

**PUSCH\_SEGMENT\_HEADER\_W\_COL\_5** switch the W weights every 5 columns.

**PUSCH\_SEGMENT\_HEADER\_W\_COL\_6** switch the W weights every 6 columns.

### 3.5.9.1.2.3.8 enum pusch\_segment\_header\_w\_per\_rx\_t

Enumerator

**PUSCH\_SEGMENT\_HEADER\_COMMON\_WEIGHT\_ALL\_RX** Common interpolation weight for all received antennas.

**PUSCH\_SEGMENT\_HEADER\_DISTINCT\_WEIGHT\_PER\_RX** Distinct interpolation weight for each received antennas.

### 3.5.9.1.2.3.9 enum pusch\_segment\_header\_w\_row\_t

Enumerator

**PUSCH\_SEGMENT\_HEADER\_WROW\_0** same interpolation weight for all rows

**PUSCH\_SEGMENT\_HEADER\_WROW\_1** change the W weights every row

**PUSCH\_SEGMENT\_HEADER\_WROW\_2** change the W weights every 2 rows

**PUSCH\_SEGMENT\_HEADER\_WROW\_3** change the W weights every 3 rows

**PUSCH\_SEGMENT\_HEADER\_WROW\_4** change the W weights every 4 rows

**PUSCH\_SEGMENT\_HEADER\_WROW\_6** change the W weights every 6 rows

**PUSCH\_SEGMENT\_HEADER\_WROW\_12** change the W weights every 12 rows

### 3.5.9.1.2.3.10 enum pusch\_segment\_header\_shared\_columns\_t

Enumerator

**PUSCH\_SEGMENT\_HEADER\_S\_COL\_ALL** all columns share the same S-Matrix

**PUSCH\_SEGMENT\_HEADER\_S\_COL\_1** switch the S matrix every single column

**PUSCH\_SEGMENT\_HEADER\_S\_COL\_2** switch the S matrix every 2 columns

**PUSCH\_SEGMENT\_HEADER\_S\_COL\_3** switch the S matrix every 3 columns

**PUSCH\_SEGMENT\_HEADER\_S\_COL\_4** switch the S matrix every 4 columns

**PUSCH\_SEGMENT\_HEADER\_S\_COL\_5** switch the S matrix every 5 columns

**PUSCH\_SEGMENT\_HEADER\_S\_COL\_6** switch the S matrix every 6 columns

### 3.5.9.1.2.3.11 enum pusch\_segment\_header\_shared\_rows\_t

Enumerator

*PUSCH\_SEGMENT\_HEADER\_S\_ROW\_ALL* all rows share the same S-Matrix  
*PUSCH\_SEGMENT\_HEADER\_S\_ROW\_1* switch the S matrix every single row  
*PUSCH\_SEGMENT\_HEADER\_S\_ROW\_2* switch the S matrix every 2 rows  
*PUSCH\_SEGMENT\_HEADER\_S\_ROW\_3* switch the S matrix every 3 rows  
*PUSCH\_SEGMENT\_HEADER\_S\_ROW\_4* switch the S matrix every 4 rows  
*PUSCH\_SEGMENT\_HEADER\_S\_ROW\_6* switch the S matrix every 6 rows  
*PUSCH\_SEGMENT\_HEADER\_S\_ROW\_12* switch the S matrix every 12 rows

### 3.5.9.1.2.3.12 enum pusch\_segment\_header\_s\_scl\_type\_t

Enumerator

*PUSCH\_SEGMENT\_HEADER\_S\_SCL\_TYPE\_SINGLE* single shared value for all input S matrixes  
*PUSCH\_SEGMENT\_HEADER\_S\_SCL\_TYPE\_DIFFERENT* different scale value for each input S matrixes

### 3.5.9.1.2.3.13 enum pusch\_segment\_header\_intrp\_type\_t

Enumerator

*PUSCH\_SEGMENT\_HEADER\_INTRP\_II2* II2 - internal interpolation with 2 references.  
*PUSCH\_SEGMENT\_HEADER\_INTRP\_EXTERNAL* external interpolation  
*PUSCH\_SEGMENT\_HEADER\_INTRP\_NONE* no interpolation

## 3.5.9.1.2.4 Function Documentation

### 3.5.9.1.2.4.1 INLINE uint32\_t PUSCH\_SEGMENT\_HEADER\_USER\_TYPE ( *pusch\_segment\_header\_user\_type\_t user\_type\_0*, *pusch\_segment\_header\_user\_type\_t user\_type\_1*, *pusch\_segment\_header\_user\_type\_t user\_type\_2*, *pusch\_segment\_header\_user\_type\_t user\_type\_3* )

calculates SH[USERx\_TYPE] value for User #x - used in maple\_pusch\_sh\_t.config[11].users\_type

Parameters

in	<i>user_type_0</i>	- defines what type of processing a user in layer #0 will go through in PUSCH2_EDF.
in	<i>user_type_1</i>	- defines what type of processing a user in layer #1 will go through in PUSCH2_EDF.
in	<i>user_type_2</i>	- defines what type of processing a user in layer #2 will go through in PUSCH2_EDF.
in	<i>user_type_3</i>	- defines what type of processing a user in layer #3 will go through in PUSCH2_EDF.

## MAPLE-B3 Module API

Returns

32 bits word with BD[USERx\_TYPE] calculated value.

### 3.5.9.1.2.4.2 **INLINE uint32\_t PUSCH\_SEGMENT\_RB\_START ( uint8\_t rb\_start )**

calculates BD[SEG\_RB\_START] value - used in maple\_pusch\_sh\_t.config[1]

Parameters

in	<i>rb_start</i>	- Indicates the RB index of the start point of this segment from the start of the sub-frame
----	-----------------	---

Returns

32 bits word with BD[SEG\_RB\_START] calculated value.

## 3.5.10 Maple PUFFT API

### 3.5.10.1 Overview

MAPLE PUFFT Initialization and Runtime API

MAPLE PUSCH Initialization and Runtime API

### Modules

- [PUFFT Initialization](#)
- [PUFFT Runtime](#)

### 3.5.10.2 PUFFT Initialization

#### 3.5.10.2.1 Overview

PUFFT device initialization API

### Data Structures

- struct [pufft\\_open\\_params\\_t](#)
- struct [maple\\_pufft\\_ch\\_add\\_int\\_params\\_t](#)
- struct [maple\\_pufft\\_ch\\_open\\_params\\_t](#)

**Typedefs**

- `typedef void(* maple_pufft_int_cb_t )(uint32_t status, os_virt_ptr bd_addr)`
- `typedef struct maple_pe_init_params_s maple_pufft_init_params_s`
- `typedef maple_pe_init_params_t maple_pufft_init_params_t`

**Enumerations**

- `enum`
- `enum { MAPLE_PUFFT_ACK_INT, MAPLE_PUFFT_NUM_ADD_INT }`

**Functions**

- `os_status maplePufftInitialize (maple_pufft_init_params_s *init_params, unsigned int num_devices, os_status(*channel_dispatch)(void *channel, void *jobs, int *num_jobs), void(*channel_reap)(void *channel, void *maple))`

**Flags for pufft\_open\_params\_t.sector\_config**

- `#define PUFFT_INIT_OVFL_CNT(N) (N)`
- `#define PUFFT_INIT_FTPE_INDX(N) ((N) << 4)`

**MAPLE PDSCH Device Names and IDs**

- `#define PUFFT_DEV_ID_0 0`
- `#define MAPLE_0_PUFFT_NAME "PUFFT0"`
- `#define MAPLE_1_PUFFT_NAME "PUFFT1"`
- `#define MAPLE_2_PUFFT_NAME "PUFFT2"`

**3.5.10.2.2 Data Structure Documentation****3.5.10.2.2.1 struct pufft\_open\_params\_t**

MAPLE PUFFT LLD Device Open parameters.

**Data Fields**

- `void * maple_handle`
- `maple_pe_bd_priority_t maple_pe_bd_priority`
- `maple_pe_num_bd_t maple_pe_num_bd`
- `void * antx_in_addr [MAPLE_NUM_SECTORS][MAPLE_NUM_ANT]`
- `uint32_t antx_in_size [MAPLE_NUM_SECTORS]`
- `uint32_t sector_config [MAPLE_NUM_SECTORS]`
- `void * pre_mult_addr [MAPLE_NUM_SECTORS]`
- `struct {`
- `void * ack_addr`
- `uint32_t ack_data`

## MAPLE-B3 Module API

- } **soc\_timer\_conf** [PUFFT\_SOC\_TIMER\_SETS]
  - uint8\_t **pre\_mult\_steering\_bits** [MAPLE\_NUM\_SECTORS]
  - void \* **post\_mult\_addr** [MAPLE\_NUM\_SECTORS]
  - uint32\_t **fc\_shift\_real** [MAPLE\_NUM\_SECTORS]
  - uint32\_t **fc\_shift\_imag** [MAPLE\_NUM\_SECTORS]
  - uint16\_t **fc\_base\_real** [MAPLE\_NUM\_SECTORS]
  - uint16\_t **fc\_base\_imag** [MAPLE\_NUM\_SECTORS]

### 3.5.10.2.2.1.1 Field Documentation

#### 3.5.10.2.2.1.2 **void\* pufft\_open\_params\_t::maple\_handle**

Handle returned from [osCopDeviceOpen\(\)](#) for MAPLE controller.

#### 3.5.10.2.2.1.3 **maple\_pe\_bd\_priority\_t pufft\_open\_params\_t::maple\_pe\_bd\_priority**

BD rings priority scheduling - only configured by MAPLE master.

#### 3.5.10.2.2.1.4 **maple\_pe\_num\_bd\_t pufft\_open\_params\_t::maple\_pe\_num\_bd**

The max number of BD rings for each priority - only configured by MAPLE master.

#### 3.5.10.2.2.1.5 **void\* pufft\_open\_params\_t::antx\_in\_addr[MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]**

Base addresses of the input buffer of antenna; Driver won't translate these addresses.

#### 3.5.10.2.2.1.6 **uint32\_t pufft\_open\_params\_t::antx\_in\_size[MAPLE\_NUM\_SECTORS]**

Antenna input buffer size.

#### 3.5.10.2.2.1.7 **uint32\_t pufft\_open\_params\_t::sector\_config[MAPLE\_NUM\_SECTORS]**

Sector x(0..3) Initialization Configuration parameter.

Use these flags to set sector\_config[x]: [PUFFT\\_INIT\\_OVFL\\_CNT\(N\)](#) [PUFFT\\_INIT\\_FTPE\\_INDX\(N\)](#)

#### 3.5.10.2.2.1.8 **void\* pufft\_open\_params\_t::pre\_mult\_addr[MAPLE\_NUM\_SECTORS]**

Sector x Pre-multiplication table Address parameter (x=03); Driver won't translate these addresses.

#### 3.5.10.2.2.1.9 **void\* pufft\_open\_params\_t::ack\_addr**

Base address to which the Maple should reply to ack; Driver won't translate these addresses.

#### 3.5.10.2.2.1.10 **uint32\_t pufft\_open\_params\_t::ack\_data**

Data to ack with.

**3.5.10.2.2.1.11 struct { ... } pufft\_open\_params\_t::soc\_timer\_conf[PUFFT\_SOC\_TIMER\_SETS]**

Maple Sets for data and address to which the Maple should reply to ack.

**3.5.10.2.2.1.12 uint8\_t pufft\_open\_params\_t::pre\_mult\_steering\_bits[MAPLE\_NUM\_SECTORS]**

PRM\_STRPre-Multiplication table steering bits; The MAPLE-B3 uses these steering bits when fetching the pre-multiplication table Use the following flags to set steering\_bits field MAPLE\_STEERING\_D←SP\_CLUSTER\_0, MAPLE\_STEERING\_DSP\_CLUSTER\_1, MAPLE\_STEERING\_DSP\_CLUSTER\_2, MAPLE\_STEERING\_CHB, MAPLE\_STEERING\_MAPLE\_TRG.

**3.5.10.2.2.1.13 void\* pufft\_open\_params\_t::post\_mult\_addr[MAPLE\_NUM\_SECTORS]**

PUFFT sector<x> Vector Post-Multiplication table Pointer.

**3.5.10.2.2.1.14 uint32\_t pufft\_open\_params\_t::fc\_shift\_real[MAPLE\_NUM\_SECTORS]**

PUFFT sector<x> real part of the frequency correction shift value (x = 0...3).

Values between 1 to 65535.

**3.5.10.2.2.1.15 uint32\_t pufft\_open\_params\_t::fc\_shift\_imag[MAPLE\_NUM\_SECTORS]**

PUFFT sector<x> imaginary part of the frequency correction shift value (x = 0...3).

Values between 1 to 65535.

**3.5.10.2.2.1.16 uint16\_t pufft\_open\_params\_t::fc\_base\_real[MAPLE\_NUM\_SECTORS]**

PUFFT sector<x> real part of the frequency correction base value (x = 0...3).

Values between 1 to 65535.

**3.5.10.2.2.1.17 uint16\_t pufft\_open\_params\_t::fc\_base\_imag[MAPLE\_NUM\_SECTORS]**

PUFFT sector<x> imaginary part of the frequency correction base value (x = 0...3).

Values between 1 to 65535.

**3.5.10.2.2.2 struct maple\_pufft\_ch\_add\_int\_params\_t**

MAPLE PUFFT channel open parameters for symbol interrupt.

**Data Fields**

- uint32\_t int\_enable:1
- uint32\_t multiplexed\_int:1
- os\_hwi\_dispatcher int\_dispatcher
- [maple\\_pufft\\_int\\_cb\\_t](#) int\_callback
- os\_hwi\_handle int\_num
- os\_hwi\_priority int\_priority

## MAPLE-B3 Module API

### 3.5.10.2.2.2.1 Field Documentation

#### 3.5.10.2.2.2.2 `uint32_t maple_pufft_ch_add_int_params_t::int_enable`

Set to 1 to enable symbol interrupt for this channel.

#### 3.5.10.2.2.2.3 `uint32_t maple_pufft_ch_add_int_params_t::multiplexed_int`

Set to 1 for the driver if this is a multiplexed interrupt line, for example if this interrupt line is used for multiple channels.

#### 3.5.10.2.2.2.4 `os_hwi_dispatcher maple_pufft_ch_add_int_params_t::int_dispatcher`

Interrupt dispatcher to be called when interrupt occurs.

#### 3.5.10.2.2.2.5 `maple_pufft_int_cb_t maple_pufft_ch_add_int_params_t::int_callback`

User call back function to be called on interrupt assertion.

#### 3.5.10.2.2.2.6 `os_hwi_handle maple_pufft_ch_add_int_params_t::int_num`

Which interrupt line on this device should the interrupt handler register to.

#### 3.5.10.2.2.2.7 `os_hwi_priority maple_pufft_ch_add_int_params_t::int_priority`

Interrupt priority.

### 3.5.10.2.3 struct `maple_pufft_ch_open_params_t`

MAPLE PUFFT channel open parameters type.

### 3.5.10.2.3 Macro Definition Documentation

#### 3.5.10.2.3.1 `#define PUFFT_INIT_OVFL_CNT( N ) (N)`

Allowed overrun delta.

#### 3.5.10.2.3.2 `#define PUFFT_INIT_FTPE_INDX( N ) ((N) << 4)`

FTPE index to be used for PUFFT.

#### 3.5.10.2.3.3 `#define PUFFT_DEV_ID_0 0`

PUFFT device ID, there is only one PUFFT per Maple.

#### 3.5.10.2.3.4 `#define MAPLE_0_PUFFT_NAME "PUFFT0"`

PUFFT device name 0 for `maple_pufft_init_params_t`, one PUFFT per Maple.

**3.5.10.2.3.5 #define MAPLE\_1\_PUFFT\_NAME "PUFFT1"**

PUFFT device name 1 for maple\_pufft\_init\_params\_t, one PUFFT per Maple.

**3.5.10.2.3.6 #define MAPLE\_2\_PUFFT\_NAME "PUFFT2"**

PUFFT device name 2 for maple\_pufft\_init\_params\_t, one PUFFT per Maple.

**3.5.10.2.4 Typedef Documentation****3.5.10.2.4.1 `typedef void(* maple_pufft_int_cb_t)(uint32_t status, os_virt_ptr bd_addr)`**

Pointer to user call back function to be called on interrupt assertion.

**3.5.10.2.4.2 `typedef struct maple_pe_init_params_s maple_pufft_init_params_s`**

MAPLE PUFFT initialization parameters type for one PE.

**3.5.10.2.4.3 `typedef maple_pe_init_params_t maple_pufft_init_params_t`**

MAPLE PUFFT initialization parameters type for multiple PEs.

**3.5.10.2.5 Enumeration Type Documentation****3.5.10.2.5.1 anonymous enum**

MAPLE PUFFT steering bits pointers mapping.

Use it for accessing relevant `maple_pe_ch_open_params_t.steering_bits[x]`

**3.5.10.2.5.2 anonymous enum**

MAPLE PUFFT additional interrupts access enumeration.

Enumerator

**`MAPLE_PUFFT_ACK_INT`** Index of ack interrupt at `maple_pufft_ch_open_params_t.add_int`; Callback function will return a pointer to the first cop job in queue which has not been reaped yet.

**`MAPLE_PUFFT_NUM_ADD_INT`** Total number of additional PUFFT interrupts.

**3.5.10.2.6 Function Documentation****3.5.10.2.6.1 `os_status maplePufftInitialize ( maple_pufft_init_params_s * init_params,`**

`unsigned int num_devices, os_status(*)(void *channel, void *jobs, int *num_jobs)`  
`channel_dispatch, void(*)(void *channel, void *maple) channel_reap )`

## MAPLE-B3 Module API

Initializes the PUFFT driver's structures

The driver can supply default MAPLE parameters for initialization. The user can override these parameters by specifying an alternative MAPLE parameters structure. Although this function is called by all cores, only the master core performs the initialization of the MAPLE registers.

Parameters

in	<i>init_params</i>	- MAPLE Initialization parameters. if NULL, default MAPLE parameters will be used.
in	<i>num_devices</i>	- Number of PUFFT devices
in	<i>channel_dispatch</i>	- Pointer to channel dispatch function.
in	<i>channel_reap</i>	- Pointer to channel reap function.

Returns

OS\_SUCCESS

Warning

This function is generally called by `osArchInitialize()` as part of the kernel and drivers

### 3.5.10.3 PUFFT Runtime

#### 3.5.10.3.1 Overview

PUFFT Runtime API

#### Data Structures

- struct `maple_pufft_job_t`
- union `maple_pufft_status_t`
- struct `pufft_mpisr_ch_params_t`

#### MAPLE PUFFT Device Control Commands.

- #define `PUFFT_SET_MPISR_CHANNELS` (0x00000100 | COP\_LLD\_COMMAND)
- #define `PUFFT_SET_MPISR_TID` (0x00000200 | COP\_LLD\_COMMAND)
- #define `PUFFT_MAX_NUM_BD_FOR_DISPATCH` 14

#### Flags for `maple_pufft_job_t.first_flags`

- enum { `PUFFT_OBA_STEERING_OPT0` = 0x00000000, `PUFFT_OBA_STEERING_OPT1` = 0x00100000 }

- enum `pufft_axi_priority_t` {
   
    `PUFFT_AXI_PRIORITY_0` = 0x00000000, `PUFFT_AXI_PRIORITY_1` = 0x00010000, `PUFFT_AXI_PRIORITY_2` = 0x00020000,
   
    `PUFFT_AXI_PRIORITY_3` = 0x00030000 }
- enum `maple_pufft_pre_vec_t` { `PUFFT_PRE_MULTI_DISABLE` = 0x00000000, `PUFFT_PRE_MULTI_EN_NO_UPDATE` = 0x00002000, `PUFFT_PRE_MULTI_EN_AND_UPDATE` = 0x00006000 }
- enum `maple_pufft_post_vec_t` { `PUFFT_POST_MULTI_DISABLE` = 0x00000000, `PUFFT_POST_MULTI_EN_NO_UPDATE` = 0x00040000, `PUFFT_POST_MULTI_EN_AND_UPDATE` = 0x000C0000 }
- enum {
   
    `PUFFT_TRANS_SIZE_128` = 0, `PUFFT_TRANS_SIZE_256` = 1, `PUFFT_TRANS_SIZE_512` = 2,
   
    `PUFFT_TRANS_SIZE_1024` = 3, `PUFFT_TRANS_SIZE_1536` = 4, `PUFFT_TRANS_SIZE_2048` = 5 }
- #define `PUFFT_BD_MANUAL_ACTIVATION` 0x80000000
- #define `PUFFT_INT_EN` 0x10000000
- #define `PUFFT_FC_GEN_EN` 0x00000008
- #define `PUFFT_OVA_SCL` 0x00001000
- #define `PUFFT_ACK_INT_EN` 0x00008000
- #define `PUFFT_ANT_MASK(MASK)` (((uint8\_t)(MASK)) << 4)

#### Flags for `maple_pufft_job_t.second_flags`

- enum `maple_pufft_alt_ubw_t` {
   
    `PUFFT_ALT_UBW_OFF` = 0x0, `PUFFT_ALT_UBW_1_4MHZ` = 0x8, `PUFFT_ALT_UBW_3MHZ` = 0x9,
   
    `PUFFT_ALT_UBW_5MHZ` = 0xA, `PUFFT_ALT_UBW_10MHZ` = 0xB, `PUFFT_ALT_UBW_15MHZ` = 0xC,
   
    `PUFFT_ALT_UBW_20MHZ` = 0xD }
- #define `PUFFT_ADP_OVA_SCL(N)` (((uint8\_t)(N)) << 24)

### 3.5.10.3.2 Data Structure Documentation

#### 3.5.10.3.2.1 struct `maple_pufft_job_t`

MAPLE PUFFT job structure.

This structure should be passed to the LLD on the `cop_job_handle.device_specific` field in order for the LLD to build the necessary BD

#### Data Fields

- `uint32_t first_flags`
- `os_virt_ptr status_ptr`
- `uint32_t second_flags`
- `os_virt_ptr antx_input [MAPLE_NUM_ANT]`
- `os_virt_ptr output`
- `uint32_t output_gap`

## MAPLE-B3 Module API

- `uint8_t bd_index`
- `uint32_t ant_status`
- `uint16_t ant_status_short`
- `uint16_t timing_adj: 9`

### 3.5.10.3.2.1.1 Field Documentation

#### 3.5.10.3.2.1.2 `uint32_t maple_pufft_job_t::first_flags`

A mask provided by the user according to the flags defined above.

#### 3.5.10.3.2.1.3 `uint32_t maple_pufft_job_t::ant_status`

Place holder and Timing Adjustment, always set first 16 bits to 0.

#### 3.5.10.3.2.1.4 `uint16_t maple_pufft_job_t::ant_status_short`

Place holder ,always set it to 0.

#### 3.5.10.3.2.1.5 `uint16_t maple_pufft_job_t::timing_adj`

This field indicates the number of Antenna samples (in 4 samples granularity) that are circularly shifted (starting from address pointed by AIBA\_<x>) In order to perform a time offset correction on the FFT input buffer.

Valid values are 0... (Transform Size - 1)/4.

#### 3.5.10.3.2.1.6 `os_virt_ptr maple_pufft_job_t::status_ptr`

BD Status Pointer.

#### 3.5.10.3.2.1.7 `uint32_t maple_pufft_job_t::second_flags`

A mask provided by the user according to the flags defined above.

#### 3.5.10.3.2.1.8 `os_virt_ptr maple_pufft_job_t::antx_input[MAPLE_NUM_ANT]`

Input buffer address of antenna x.

#### 3.5.10.3.2.1.9 `os_virt_ptr maple_pufft_job_t::output`

Output Buffer Address.

#### 3.5.10.3.2.1.10 `uint32_t maple_pufft_job_t::output_gap`

Output buffer address gap.

#### 3.5.10.3.2.1.11 `uint8_t maple_pufft_job_t::bd_index`

Job's index in the BD ring.

Will be assigned by the driver

### 3.5.10.3.2.2 union maple\_pufft\_status\_t

MAPLE PUFFT status returned to the user cb.

### 3.5.10.3.2.3 struct pufft\_mpisr\_ch\_params\_t

PUFFT mpisr channel parameters.

### 3.5.10.3.3 Macro Definition Documentation

#### 3.5.10.3.3.1 #define PUFFT\_SET\_MPISR\_CHANNELS (0x00000100 | COP\_LLD\_COMMAND)

set PUFFT MPISRs Link Parameters

#### 3.5.10.3.3.2 #define PUFFT\_SET\_MPISR\_TID (0x00000200 | COP\_LLD\_COMMAND)

set PUFFT MPISRs MMU task id for acknowledgment of SoC DSP timers pending interrupt.

#### 3.5.10.3.3.3 #define PUFFT\_MAX\_NUM\_BD\_FOR\_DISPATCH 14

Maximum number of BDs that are allowed to dispatch all at once.

#### 3.5.10.3.3.4 #define PUFFT\_BD\_MANUAL\_ACTIVATION 0x80000000

Prevent the driver from dispatching the job, MAPLE will wait until the user calls a Channel Ctrl Command to activate the job.

#### 3.5.10.3.3.5 #define PUFFT\_INT\_EN 0x10000000

MAPLE issues an interrupt interrupt at the end of job.

#### 3.5.10.3.3.6 #define PUFFT\_FC\_GEN\_EN 0x00000008

Pre-frequency correction generation enable - Can be set only if Pre-Multiply is disabled.

#### 3.5.10.3.3.7 #define PUFFT\_OVA\_SCL 0x00001000

Overall Scaling.

Valid only for adaptive scaling.

#### 3.5.10.3.3.8 #define PUFFT\_ACK\_INT\_EN 0x00008000

MAPLE issues an interrupt after receiving a symbol done interrupt.

#### 3.5.10.3.3.9 #define PUFFT\_ANT\_MASK( MASK ) (((uint8\_t)(MASK)) << 4)

Used to set 8 bit mask of enabled antennas.

## MAPLE-B3 Module API

### 3.5.10.3.3.10 #define PUFFT\_ADPOVA\_SCL( N ) (((uint8\_t)(N)) << 24)

The overall needed scaling is N.

### 3.5.10.3.4 Enumeration Type Documentation

#### 3.5.10.3.4.1 anonymous enum

Output buffer base address Steering bits option.

Enumerator

**PUFFT\_OBA\_STEERING\_OPT0** Output buffer base address steering bits set according to MAPLE\_PUFFT\_STEERING\_OBA\_PTR field.

**PUFFT\_OBA\_STEERING\_OPT1** Output buffer base address steering bits set according to MAPLE\_PUFFT\_STEERING\_ALT\_OBA\_PTR field.

#### 3.5.10.3.4.2 enum pufft\_axi\_priority\_t

AXI Bus Priority.

Enumerator

**PUFFT\_AXI\_PRIORITY\_0** Priority 0 AXI bus accesses.

**PUFFT\_AXI\_PRIORITY\_1** Priority 1 AXI bus accesses.

**PUFFT\_AXI\_PRIORITY\_2** Priority 2 AXI bus accesses.

**PUFFT\_AXI\_PRIORITY\_3** Priority 3 AXI bus accesses.

#### 3.5.10.3.4.3 enum maple\_pufft\_pre\_vec\_t

Pre-Multiplier enable / disable.

should be set in [maple\\_pufft\\_job\\_t.first\\_flags](#)

Enumerator

**PUFFT\_PRE\_MULTI\_DISABLE** Pre-Multiplier is disabled.

**PUFFT\_PRE\_MULTI\_EN\_NO\_UPDATE** Pre-Multiplier is enabled. The PUFFT uses the pre-multiplier memory without updating it.

**PUFFT\_PRE\_MULTI\_EN\_AND\_UPDATE** Pre-Multiplier is enabled. The MAPLE updates the pre-multiplier memory with new data.

#### 3.5.10.3.4.4 enum maple\_pufft\_post\_vec\_t

Vector Post-Multiply Enable \ Disable.

should be set in [maple\\_pufft\\_job\\_t.first\\_flags](#)

Enumerator

***PUFFT\_POST\_MULTI\_DISABLE*** Post-Multiplier is disabled.

***PUFFT\_POST\_MULTI\_EN\_NO\_UPDATE*** Post-Multiplier is enabled. The PUFFT uses the post-multiplier memory without updating it.

***PUFFT\_POST\_MULTI\_EN\_AND\_UPDATE*** Post-Multiplier is enabled. The MAPLE updates the post-multiplier memory with new data.

### 3.5.10.3.4.5 anonymous enum

Use it to set transform size.

Should be set in [maple\\_pufft\\_job\\_t.first\\_flags](#)

Enumerator

***PUFFT\_TRANS\_SIZE\_128*** Transform size 128.

***PUFFT\_TRANS\_SIZE\_256*** Transform size 256.

***PUFFT\_TRANS\_SIZE\_512*** Transform size 512.

***PUFFT\_TRANS\_SIZE\_1024*** Transform size 1024.

***PUFFT\_TRANS\_SIZE\_1536*** Transform size 1536.

***PUFFT\_TRANS\_SIZE\_2048*** Transform size 2048.

### 3.5.10.3.4.6 enum maple\_pufft\_alt\_ubw\_t

Use it to set alternative bandwidth size.

Should be set in [maple\\_pufft\\_job\\_t.second\\_flags](#)

Enumerator

***PUFFT\_ALT\_UBW\_OFF*** ALT\_UBW is off.

***PUFFT\_ALT\_UBW\_1\_4MHZ*** ALT\_UBW is 1.4 MHz.

***PUFFT\_ALT\_UBW\_3MHZ*** ALT\_UBW is 3 MHz.

***PUFFT\_ALT\_UBW\_5MHZ*** ALT\_UBW is 5 MHz.

***PUFFT\_ALT\_UBW\_10MHZ*** ALT\_UBW is 10 MHz.

***PUFFT\_ALT\_UBW\_15MHZ*** ALT\_UBW is 15 MHz.

***PUFFT\_ALT\_UBW\_20MHZ*** ALT\_UBW is 20 MHz.

## 3.5.11 Maple PDSCH API

### 3.5.11.1 Overview

MAPLE PDSCH Initialization and Runtime API

#### Modules

- [PUSCH Initialization](#)

## MAPLE-B3 Module API

- PUSCH Runtime
- MAPLE PDSCH BD
- PDSCH Initialization
- PDSCH Runtime

### Data Structures

- struct `pdsch_sector_queue_param_t`
- struct `pdsch_dbg_status_param_t`
- struct `maple_pdsch_pid_t`

### Macros

- #define `PDSCH_MAX_NUM_BD_FOR_DISPATCH` 4

### Enumerations

- enum `pdsch_sbw_to_rb`

#### 3.5.11.2 Data Structure Documentation

##### 3.5.11.2.1 `struct pdsch_sector_queue_param_t`

PDSCH Debug sector queue structure.

###### Data Fields

- `uint32_t queue [8]`
- `uint32_t write_ptr`
- `uint32_t read_ptr`

###### 3.5.11.2.1.1 Field Documentation

###### 3.5.11.2.1.1.1 `uint32_t pdsch_sector_queue_param_t::queue[8]`

MAPLE PDSCH2\_EDF Sector Queue.

###### 3.5.11.2.1.1.2 `uint32_t pdsch_sector_queue_param_t::write_ptr`

MAPLE PDSCH2\_EDF Sector Queue Write Pointer.

###### 3.5.11.2.1.1.3 `uint32_t pdsch_sector_queue_param_t::read_ptr`

MAPLE PDSCH2\_EDF Sector Queue Read Pointer.

### 3.5.11.2.2 struct pdsch\_dbg\_status\_param\_t

PDSCH Debug status structure.

#### Data Fields

- uint32\_t status [6]
- uint32\_t error
- uint8\_t sec\_num

#### 3.5.11.2.2.1 Field Documentation

##### 3.5.11.2.2.1.1 uint32\_t pdsch\_dbg\_status\_param\_t::status[6]

MAPLE PDSCH2\_EDF Sector Status.

NOTE: User must be aware of coherency issues when providing a pointer to the driver, if the addresses are cacheable, the user must use appropriate barriers to make sure other cores will be able to read the data (if needed)

##### 3.5.11.2.2.1.2 uint32\_t pdsch\_dbg\_status\_param\_t::error

MAPLE PDSCH2\_EDF Sector Error register.

NOTE: User must be aware of coherency issues when providing a pointer to the driver, if the addresses are cacheable, the user must use appropriate barriers to make sure other cores will be able to read the data (if needed)

##### 3.5.11.2.2.1.3 uint8\_t pdsch\_dbg\_status\_param\_t::sec\_num

0 - 3 number indicating sector number to be updated

### 3.5.11.2.3 struct maple\_pdsch\_pid\_t

PDSCH PDPE Input Dump structure;.

#### Data Fields

- uint8\_t reserved [0x8000]
- uint32\_t cw\_data\_offsets [PDSCH\_MAX\_USER\_PER\_SLOT][PDSCH\_CW\_PER\_USER]
- uint8\_t data [0x189C0]

#### 3.5.11.2.3.1 Field Documentation

##### 3.5.11.2.3.1.1 uint8\_t maple\_pdsch\_pid\_t::reserved[0x8000]

Reserved.

## MAPLE-B3 Module API

### 3.5.11.2.3.1.2 `uint32_t maple_pdsch_pid_t::cw_data_offsets[PDSCH_MAX_USER_PER_SLOT][PDSCH_CW_PER_USER]`

Each element is an unsigned integer pointing to the bit location of the code word relative to the beginning of the Code word data.

### 3.5.11.2.3.1.3 `uint8_t maple_pdsch_pid_t::data[0x189C0]`

A concatenation of all the code words in the sub frame starting from the first code word of the first user, followed by the second code word of the first user if exists, followed by the first code word of the second user, etc.

## 3.5.11.3 Macro Definition Documentation

### 3.5.11.3.1 `#define PDSCH_MAX_NUM_BD_FOR_DISPATCH 4`

Maximal number of PDSCH BD per dispatch.

Defines the maximal number of BD that can be dispatched with a single call to [osCopChannelDispatch\(\)](#). The larger the number the higher the stack consumption is in the driver.

### Warning

Users may change this value, however it requires recompiling the drivers.

## 3.5.11.4 Enumeration Type Documentation

### 3.5.11.4.1 `enum pdsch_sbw_to_rb`

PDSCH Number of Resource Blocks per S\_BW;.

## 3.5.11.5 MAPLE PDSCH BD

### 3.5.11.5.1 Overview

MAPLE PDSCH Buffer Descriptor.

## Data Structures

- struct [maple\\_pdsch\\_csi\\_rs\\_header\\_t](#)
- struct [maple\\_pdsch\\_csr\\_params\\_t](#)
- union [maple\\_pdsch\\_job\\_extension\\_t](#)
- struct [maple\\_pdsch\\_job\\_t](#)
- struct [maple\\_pdsch\\_user\\_header\\_t](#)
- struct [maple\\_pdsch\\_cw\\_header\\_t](#)
- struct [maple\\_pdsch\\_sub\\_frm\\_ctrl\\_t](#)

- struct `maple_pdsch_ofdm_sym_ctrl_t`
- struct `maple_pdsch_long_re_ctrl_t`
- struct `maple_pdsch_short_re_ctrl_t`
- struct `maple_pdsch_res_block_en_t`
- struct `maple_pdsch_ctrl_gain_rnti_t`
- struct `maple_pdsch_sm_w_t`
- struct `maple_pdsch_ss_header_t`

## Macros

- #define `PDSCH_CSI_HDR_STRUCT_GEN(NOC, N_CSI_RBEN)`
- #define `PDSCH_UE_RS_HDR_STRUCT_GEN(N_UE_SPEC_PAR, N_UE_SPEC_RBEN)`
- #define `PDSCH_UE_RS_HDR_STRUCT_GEN(N_UE_SPEC_PAR, N_UE_SPEC_RBEN)`
- #define `PDSCH_RB_MAP_STRUCT_GEN(SYS_BW)`
- #define `PDSCH_HDR_RES_BLOCK_EN(NUM, RBEN_ADDR) (RBEN_ADDR)->rben[(128-(NUM))/32] |= ((uint32_t)0x1 << ((NUM-1) % 32))`

## Enumerations

- enum { `PDSCH_QUEUE_TYPE_START` = 0x1, `PDSCH_QUEUE_TYPE_PDPE` = 0x2, `PDSCH_QUEUE_TYPE_DONE` = 0x4 }
- enum {
 `PDSCH_USER_HEADER_ADDRESS`, `PDSCH_CW_HEADER_ADDRESS`, `PDSCH_RB_MAP_TABLE_ADDRESS`,
 `PDSCH_UE_RS_HEADER_ADDRESS`, `PDSCH_CS_RS_GAIN_CONFIG`, `PDSCH_MBSFN_RS_GAIN_CONFIG`,
 `PDSCH_POS_RS_GAIN_CONFIG`, `PDSCH_EXT_OFDM_SYM_ADDRESS`, `PDSCH_BF_COEFF_ADDRESS`,
 `PDSCH_SM_W_ADDRESS`, `PDSCH_PSS_GAIN_CONFIG`, `PDSCH_PSS_DATA_ADDRESS`,
 `PDSCH_SSS_GAIN_CONFIG`, `PDSCH_SSS_DATA_ADDRESS`, `PDSCH_ANT0_DATA_ADDRESS`,
 `PDSCH_ANT1_DATA_ADDRESS`, `PDSCH_ANT2_DATA_ADDRESS`, `PDSCH_ANT3_DATA_ADDRESS`,
 `PDSCH_ANT4_DATA_ADDRESS`, `PDSCH_ANT5_DATA_ADDRESS`, `PDSCH_ANT6_DATA_ADDRESS`,
 `PDSCH_ANT7_DATA_ADDRESS`, `PDSCH_PDPE_OUTPUT_DUMP_ADDRESS`, `PDSCH_CI_HEADER_ADDRESS`,
 `PDSCH_N_UE_SPECIFIC_CONFIG`, `PDSCH_EXTERNAL_PADDING_ADDRESS`, `PDSCH_CSI_RS_CONFIG`,
 `PDSCH_PDPE_INPUT_DUMP_ADDRESS`, `PDSCH_PM_ADDRESS`, `PDSCH_NUM_HEADERS` }

## MAPLE PDSCH FLAGS for `maple_pdsch_job_t.first_flags`

- #define `PDSCH_BD_MANUAL_ACTIVATION` 0x80000000
- #define `PDSCH_BD_INT_EN` 0x10000000
- #define `PDSCH_BD_SYM_INT_EN` 0x04000000

## MAPLE-B3 Module API

- #define PDSCH\_BD\_EXTND\_EN 0x02000000
- #define PDSCH\_BD\_PH\_EN 0x01000000
- #define PDSCH\_BD\_N\_USERS(N) ((N)<<16)
- #define PDSCH\_USERS\_NUM(JOB\_PTR) (((JOB\_PTR)->first\_flags & 0x00FF0000) >> 16)

### MAPLE PDSCH FLAGS for maple\_pdsch\_job\_t.second\_flags

- enum { PDSCH\_PCS\_0 = 0x00000000, PDSCH\_PCS\_1 = 0x80000000 }
- enum { PDSCH\_LTE\_FRAME\_STR1 = 0x00000000, PDSCH\_LTE\_FRAME\_STR2 = 0x00200000 }
- enum { PDSCH\_NORMAL\_CP = 0x00000000, PDSCH\_EXTENDED\_CP = 0x00100000 }
- enum {
 PDSCH\_PBCH\_FIRST\_Q = 0x00000000, PDSCH\_PBCH\_SECOND\_Q = 0x08000000,
 PDSCH\_PBCH\_THIRD\_Q = 0x10000000,
 PDSCH\_PBCH\_FOURTH\_Q = 0x18000000
 }
- #define PDSCH\_BD\_SSF\_EN 0x04000000
- #define PDSCH\_SSFC(N) ((N) << 22)
- #define PDSCH\_BD\_SF\_NUM(N) ((N) << 16)
- #define PDSCH\_BD\_NT(N) ((N) << 8)
- #define PDSCH\_BD\_EXT\_SYM\_IN\_SCALE(N) ((uint8\_t)(N))

### MAPLE PDSCH FLAGS for maple\_pdsch\_job\_t.third\_flags

- enum { PDSCH\_SF\_SUBCARRIER\_15KHZ = 0x00000000, PDSCH\_SF\_SUBCARRIER\_7\_5KHZ = 0x01000000 }
- enum { PDSCH\_CFI1 = 0x00001000, PDSCH\_CFI2 = 0x00002000, PDSCH\_CFI3 = 0x00003000 }
- #define PDSCH\_BD UE EN 0x80000000
- #define PDSCH\_BD CS EN 0x40000000
- #define PDSCH\_BD MBSFN EN 0x20000000
- #define PDSCH\_BD POS EN 0x10000000
- #define PDSCH\_BD PSS EN 0x08000000
- #define PDSCH\_BD SSS EN 0x04000000
- #define PDSCH\_BD PBCH EN 0x02000000
- #define PDSCH\_BD SPM EN 0x00800000
- #define PDSCH\_BD CSI EN 0x00400000
- #define PDSCH\_BD POD EN 0x00200000
- #define PDSCH\_BD PID EN 0x00100000
- #define PDSCH\_BD PRM EN 0x00080000
- #define PDSCH\_BD PSM EN 0x00040000
- #define PDSCH\_BD EXT PAD EN 0x00020000
- #define PDSCH\_BD NUM SYMS(N) ((N)<<8)
- #define PDSCH\_BD ADP\_OVA\_SCL(N) ((uint8\_t)(N))

### maple\_pdsch\_job\_t.hdr\_config[PDSCH\_XXXX\_GAIN\_CONFIG] defines

Use it for below configuration:

```
maple_pdsch_job_t.hdr_config[PDSCH_CS_RS_GAIN_CONFIG]
maple_pdsch_job_t.hdr_config[PDSCH_MBSFN_RS_GAIN_CONFIG],
maple_pdsch_job_t.hdr_config[PDSCH_POS_RS_GAIN_CONFIG],
maple_pdsch_job_t.hdr_config[PDSCH_PSS_GAIN_CONFIG],
```

- ```

maple_pdsch_job_t.hdr_config[PDSCH_SSS_GAIN_CONFIG],
maple_pdsch_job_t.hdr_config[PDSCH_CSI_RS_GAIN_CONFIG],  

• #define PDSCH_BD_GAIN_EXPONENT(N) (((int8_t)(N) << 16) & 0x00FF0000)
• #define PDSCH_BD_GAIN_MANTISSA(N) ((uint16_t)N)
• #define PDSCH_PDPE_OUTPUT_SCALE(N) (((uint32_t)N) << 24)

```

#### **maple\_pdsch\_job\_t.hdr\_config[PDSCH\_PSS\_GAIN\_CONFIG] defines**

- ```

• #define PDSCH_BD_NUM_DATA_OFDM_SYM(JOB_PTR) (((JOB_PTR)->hdr_config[PDSCH_PSS_GAIN_CONFIG] & 0xF0000000) >> 28)
• #define PDSCH_BD_NUM_CTRL_OFDM_SYM(JOB_PTR) (((JOB_PTR)->hdr_config[PDSCH_PSS_GAIN_CONFIG] & 0x0F000000) >> 24)

```

#### **maple\_pdsch\_job\_t.hdr\_config[PDSCH\_N\_UE\_SPECIFIC\_CONFIG] defines**

- ```

• #define PDSCH_BD_NUM_UE_SPECIFIC_RBEN(N) (((uint8_t)N) << 24)
• #define PDSCH_BD_NUM_UE_SPECIFIC_PAR(N) (((uint8_t)N) << 16)
• #define PDSCH_BD_N_PRS_RB(N) (((uint8_t)(N)) << 9)

```

#### **maple\_pdsch\_job\_t.hdr\_config[PDSCH\_CSI\_RS\_CONFIG] defines**

- ```

• #define PDSCH_BD_CSI_NUM_HDR(N) ((N) << 25)
• #define PDSCH_BD_CSI_NUM_RBEN(N) ((N) << 16)
• #define PDSCH_BD_CSRS_NUM_HDR(N) ((N) << 9)
• #define PDSCH_BD_CSRS_NUM_RBEN(N) (N)

```

#### **MAPLE PDSCH maple\_pdsch\_user\_header\_t.tb\_params[].num\_out\_bits**

- #define PDSCH\_SOSD(MASK) ((MASK) << 24)

#### **MAPLE PDSCH maple\_pdsch\_user\_header\_t.first\_flags**

- #define PDSCH\_USER\_RB\_START(N) ((N) << 16)
- #define PDSCH\_USER\_ANT\_EN(N) ((N) << 8)
- #define PDSCH\_USER\_NUM\_PHYS\_RB(N) (N)

#### **MAPLE PDSCH maple\_pdsch\_user\_header\_t.second\_flags**

- enum
- enum
- enum { PDSCH\_USER\_TRANSMIT\_SINGLE\_ANT = 0x00000000, PDSCH\_USER\_TRANSMIT\_DIVERSITY = 0x00000002, PDSCH\_USER\_SPATIAL\_MUXING = 0x00000004 }
- enum
- #define PDSCH\_USER\_OSPMS(N) ((N) << 24)
- #define PDSCH\_USER\_OSPMF(N) ((N) << 16)
- #define PDSCH\_USER\_LARGE\_DELAY\_CDD 0x00000010

## MAPLE-B3 Module API

- #define PDSCH\_USER\_CSI\_OVAL\_ACT 0x00000020

### MAPLE PDSCH maple\_pdsch\_user\_header\_t.third\_flags

- enum { PDSCH\_USER\_TB0\_MODULATION\_QPSK = 0x00000000, PDSCH\_USER\_TB0\_MODULATION\_16QAM = 0x01000000, PDSCH\_USER\_TB0\_MODULATION\_64QAM = 0x02000000 }
- enum { PDSCH\_USER\_TB1\_MODULATION\_QPSK = 0x00000000, PDSCH\_USER\_TB1\_MODULATION\_16QAM = 0x04000000, PDSCH\_USER\_TB1\_MODULATION\_64QAM = 0x08000000 }
- enum {
 PDSCH\_USER\_TB0\_NL\_1 = 0x00000000, PDSCH\_USER\_TB0\_NL\_2 = 0x00100000, PDSCH\_USER\_TB0\_NL\_3 = 0x00200000,
 PDSCH\_USER\_TB0\_NL\_4 = 0x00300000
 }
- enum {
 PDSCH\_USER\_TB1\_NL\_1 = 0x00000000, PDSCH\_USER\_TB1\_NL\_2 = 0x00400000, PDSCH\_USER\_TB1\_NL\_3 = 0x00800000,
 PDSCH\_USER\_TB1\_NL\_4 = 0x00C00000
 }
- #define PDSCH\_USER\_NIR(NUM) (NUM)
- #define PDSCH\_USER\_RV\_IDX\_TB0(IND) ((IND) << 28)
- #define PDSCH\_USER\_RV\_IDX\_TB1(IND) ((IND) << 30)

### MAPLE PDSCH RB Mapping table help methods

- enum
- enum
- INLINE uint16\_t PDSCH\_RB\_MAP\_TABLE\_SIZE (pdsch\_mode\_sys\_bw\_t sys\_bw)
- INLINE uint16\_t PDSCH\_RB\_MAP\_SLOT\_SIZE (pdsch\_mode\_sys\_bw\_t sys\_bw)

### MAPLE PDSCH maple\_pdsch\_ctrl\_gain\_rnti\_t.ue\_rs\_hdr\_config

- enum { PDSCH\_EPDCCH = 0x00008000, PDSCH\_RESET\_OTHER\_ANTS = 0x00004000 }
- enum { PDSCH\_CGAIN\_SAUE5 = 0x00000000, PDSCH\_CGAIN\_SAUE7 = 0x00000400, PDSCH\_CGAIN\_SAUE8 = 0x00000600 }
- #define PDSCH\_CGAIN\_UOSPM(N) (((uint8\_t)(N)) << 24)
- #define PDSCH\_CGAIN\_UOSPMF(N) (((uint8\_t)(N)) << 16)
- #define PDSCH\_CGAIN\_NUM\_PORTS(N) ((N) << 11)
- #define PDSCH\_CGAIN\_SP\_ANT(N) ((N) << 7)
- #define PDSCH\_CGAIN\_UE5NPORB(N) (N)

### MAPLE PDSCH maple\_pdsch\_sm\_w\_t.layer[x] flags

- #define PDSCH\_SM\_W\_RNLV 0x80
- #define PDSCH\_SM\_W\_INLV 0x40
- #define PDSCH\_SM\_W\_SWLV 0x10
- #define PDSCH\_SM\_W\_CNPLV(N) (N)

### 3.5.11.5.2 Data Structure Documentation

#### 3.5.11.5.2.1 **struct maple\_pdsch\_csi\_rs\_header\_t**

BD[CSI\_HEADER\_ADDRESS] structure; CSI Reference Signal Header Structure.

##### 3.5.11.5.2.1.1 Field Documentation

###### 3.5.11.5.2.1.2 **uint32\_t maple\_pdsch\_csi\_rs\_header\_t::csi\_rs\_header[3]**

Used for faster headers setting/ writing.

###### 3.5.11.5.2.1.3 **int16\_t maple\_pdsch\_csi\_rs\_header\_t::csi\_cge**

Signed 8 bit integer specifies the exponent part of the gain of the CSI reference signals.

###### 3.5.11.5.2.1.4 **int16\_t maple\_pdsch\_csi\_rs\_header\_t::csi\_cgm**

Signed 16 bit integer specifies the mantissa part of the gain of the CSI reference signals.

###### 3.5.11.5.2.1.5 **uint16\_t maple\_pdsch\_csi\_rs\_header\_t::csi\_rs\_ports**

CSI Reference Signals Ports This field specifies the number of CSI reference signals ports used for Non zero powered CSI assignments: 0 - one CSI port (15).

1- two CSI ports (15 & 16). 2 - four CSI ports (15,16,17 & 18). 3 - eight CSI ports (15, 16, 17, 18, 19, 20, 21 & 22).

###### 3.5.11.5.2.1.6 **uint16\_t maple\_pdsch\_csi\_rs\_header\_t::cs\_rs\_ontop**

CSI on top If set, CSI reference signals override REs occupied by data.

###### 3.5.11.5.2.1.7 **uint16\_t maple\_pdsch\_csi\_rs\_header\_t::nidcsi**

This field is identical to the N ID CSI field as specified in 6.10.5.1 of 36.211.

###### 3.5.11.5.2.1.8 **uint32\_t maple\_pdsch\_csi\_rs\_header\_t::csi\_rs\_conf**

CSI Reference Signals Configuration This bitmap mask field specifies the enabled CSI RS configurations.

The MS bit (on the left side) corresponds to configuration 0 while the LS bit (on the right side) corresponds to configuration 31.

#### 3.5.11.5.2.2 **struct maple\_pdsch\_csr\_params\_t**

BD\_EXT[CSRS\_HEADER\_ADDRESS] structure; Cell Specific Reference Signals Headers data structure.

## MAPLE-B3 Module API

### 3.5.11.5.2.2.1 Field Documentation

#### 3.5.11.5.2.2.2 `uint16_t maple_pdsch_csrsparamters_t::cs_rs_header[3]`

Used for faster headers setting/ writing.

#### 3.5.11.5.2.2.3 `uint8_t maple_pdsch_csrsparamters_t::cs_rs_ontop`

Specifies how user data is mapped on a grid where this cell specific reference signal is located.

0 - PDSCH data skips over REs occupied by cell specific reference signals  
1 - Cell specific reference signals override REs occupied by PDSCH data.

#### 3.5.11.5.2.2.4 `uint8_t maple_pdsch_csrsparamters_t::cs_rs_ports`

Specifies the number of cell specific reference signal ports.

0 - one Cell Specific Reference Signal port (0)  
1 - two Cell Specific Reference Signal ports (0 & 1)  
2 - four Cell Specific Reference Signal ports (0, 1, 2 & 3)

#### 3.5.11.5.2.2.5 `int8_t maple_pdsch_csrsparamters_t::cs_cge`

Signed 8 bit integer specifies the exponent part of the gain of the cell specific reference signals.

#### 3.5.11.5.2.2.6 `int16_t maple_pdsch_csrsparamters_t::cs_cgm`

Signed 16 bit integer specifies the mantissa part of the gain of the cell specific reference signals.

#### 3.5.11.5.2.2.7 `uint16_t maple_pdsch_csrsparamters_t::cell_id`

Specifies the cell ID according to which the cell specific reference signal should be generated.

### 3.5.11.5.2.3 union `maple_pdsch_job_extension_t`

MAPLE PDSCH2-EDF job's extension `maple_pdsch_job_t.extension_ptr`.

#### Data Fields

- `uint32_t extension_header [16]`
- `os_virt_ptr import_addr`
- `uint32_t noit: 4`
- `uint32_t os_virt_ptr csrs_header_addr: 28`
- `uint32_t __pad0__: 8`
- `uint32_t os_virt_ptr fc_address: 23`
- `uint32_t nprsrben0 [4]`
- `uint32_t nprsrben1 [4]`

### 3.5.11.5.2.3.1 Field Documentation

#### 3.5.11.5.2.3.2 `uint32_t maple_pdsch_job_extension_t::extension_header[16]`

Used for faster headers setting/ writing.

**3.5.11.5.2.3.3 os\_virt\_ptr maple\_pdsch\_job\_extension\_t::import\_addr**

This field points to the Import Resource Elements data structure in the system memory.

**3.5.11.5.2.3.4 uint32\_t maple\_pdsch\_job\_extension\_t::noit**

This field specifies the number of imported types.

The following Constraint should be met:  $35 + NOIT + user\_tokens \leq 45 * (SR + 1)$  Where:  $users\_tokens = UE\_EN ? \sigma_{all\_users} : 0$ . Where:  $ue\_tokens = number\_of\_ports \geq 3 ? 2 : 1$

**3.5.11.5.2.3.5 uint32\_t os\_virt\_ptr maple\_pdsch\_job\_extension\_t::csrs\_header\_addr**

CSRS\_HEADER\_ADDRESS - this field points to the location of the cell specific reference signals headers data structure in the system memory.

**3.5.11.5.2.3.6 uint32\_t maple\_pdsch\_job\_extension\_t::\_\_pad0\_\_**

This bit specifies if the PDSCH performs frequency correction on the data prior to processing.

**3.5.11.5.2.3.7 uint32\_t os\_virt\_ptr maple\_pdsch\_job\_extension\_t::fc\_address**

This is the address of the frequency correction data structure.

**3.5.11.5.2.3.8 uint32\_t maple\_pdsch\_job\_extension\_t::nprsrben0[4]**

This 100 bit vector specifies on which resource blocks position reference signals should not be placed in slot 0.

NPRSRBEN0[x]=0: Positioning Reference signals are allowed to be placed on resource block #x (subjected to NPRS\_RB) NPRSRBEN0[x]=1: Positioning Reference signals are not allowed to be placed on resource block #x.

**3.5.11.5.2.3.9 uint32\_t maple\_pdsch\_job\_extension\_t::nprsrben1[4]**

This 100 bit vector specifies on which resource blocks position reference signals should not be placed in slot 1.

NPRSRBEN1[x]=0: Positioning Reference signals are allowed to be placed on resource block #x (subjected to NPRS\_RB) NPRSRBEN1[x]=1: Positioning Reference signals are not allowed to be placed on resource block #x.

**3.5.11.5.2.4 struct maple\_pdsch\_job\_t**

PDSCH Job Descriptor.

This structure should be passed to the LLD on the [cop\\_job\\_handle.device\\_specific](#) field in order for the LLD to build the necessary BD

**Data Fields**

- [uint32\\_t first\\_flags](#)

## MAPLE-B3 Module API

- `uint32_t second_flags`
- `uint32_t third_flags`
- `uint8_t bd_index`
- `uint8_t syms_done`
- `maple_pdsch_job_extension_t * extension_ptr`
- `os_virt_ptr hdr_data_ptrs [PDSCH_NUM_HEADERS]`
- `uint32_t hdr_config [PDSCH_NUM_HEADERS]`

### 3.5.11.5.2.4.1 Field Documentation

#### 3.5.11.5.2.4.2 `uint32_t maple_pdsch_job_t::first_flags`

User should provide a mask of the following defines; Should be initialized to 0; Minimal sanity check for input parameters; PDSCH\_BD\_INT\_EN, PDSCH\_BD\_N\_USERS, PDSCH\_BD\_SYM\_INT\_EN, PDSCH\_BD\_PH\_EN,.

#### 3.5.11.5.2.4.3 `uint32_t maple_pdsch_job_t::second_flags`

User should provide a mask of the following defines; Should be initialized to 0; Minimal sanity check for input parameters; PDSCH\_NON\_SPECIAL\_SF PDSCH\_SPECIAL\_SF\_1\_2\_6\_7\_NORMAL\_CP PDSCH\_SPECIAL\_SF\_3\_4\_8\_NORMAL\_CP PDSCH\_SPECIAL\_SF\_1\_2\_3\_6\_EXTENDED\_CP PD\_SCH\_BD\_SF\_NUM(N) PDSCH\_BD\_EXT\_SYM\_IN\_SCALE(N) PDSCH\_LTE\_FRAME\_STR1 PDSCH\_LTE\_FRAME\_STR2 PDSCH\_NORMAL\_CP PDSCH\_EXTENDED\_CP.

#### 3.5.11.5.2.4.4 `uint32_t maple_pdsch_job_t::third_flags`

User should provide a mask of the following defines; Should be initialized to 0; Minimal sanity check for input parameters; PDSCH\_BD\_UE\_EN PDSCH\_BD\_CS\_EN PDSCH\_BD\_MBFN\_EN PDSCH\_BD\_POS\_EN PDSCH\_BD\_PSS\_EN PDSCH\_BD\_SSS\_EN PDSCH\_BD\_PBCH\_EN PDSCH\_BD\_SPM\_EN PDSCH\_BD\_CSI\_EN PDSCH\_BD\_NUM\_SYMS(N) PDSCH\_BD\_ADP\_OVA\_SCL(N) PDSCH\_SF\_SUBCARRIER\_15KHZ PDSCH\_SF\_SUBCARRIER\_7\_5KHZ PDSCH\_CFI1 PDSCH\_CFI2 PDSCH\_CFI3.

#### 3.5.11.5.2.4.5 `os_virt_ptr maple_pdsch_job_t::hdr_data_ptrs[PDSCH_NUM_HEADERS]`

Pointers to memory locations in which supplemental headers, buffers and input data reside; Use the following access enumerations: PDSCH\_USER\_HEADER\_ADDRESS, PDSCH\_CW\_HEADER\_ADDRESS, PDSCH\_RB\_MAP\_TABLE\_ADDRESS, PDSCH UE\_RS\_HEADER\_ADDRESS, PDSCH\_EXT\_OFDM\_SYM\_ADDRESS, PDSCH\_BF\_DATA\_COEF\_ADDRESS, PDSCH\_SM\_W\_ADDRESS, PDSCH\_PSS\_DATA\_ADDRESS, PDSCH\_SSS\_DATA\_ADDRESS, PDSCH\_ANT0\_DATA\_ADDRESS, PDSCH\_ANT1\_DATA\_ADDRESS, PDSCH\_ANT2\_DATA\_ADDRESS, PDSCH\_ANT3\_DATA\_ADDRESS, PDSCH\_ANT4\_DATA\_ADDRESS, PDSCH\_ANT5\_DATA\_ADDRESS, PDSCH\_ANT6\_DATA\_ADDRESS, PDSCH\_ANT7\_DATA\_ADDRESS, PDSCH\_BF\_CSI\_COEF\_ADDRESS, PDSCH\_BF\_GENRS\_COEF\_ADDRESS,.

#### 3.5.11.5.2.4.6 `uint32_t maple_pdsch_job_t::hdr_config[PDSCH_NUM_HEADERS]`

Optional access to headers data configured inside BD; Use the following access enumerations: PDSC\_H\_CS\_RS\_GAIN\_CONFIG, PDSCH\_MBSFN\_RS\_GAIN\_CONFIG, PDSCH\_POS\_RS\_GAIN\_CON-

FIG, PDSCH\_PSS\_GAIN\_CONFIG, PDSCH\_SSS\_GAIN\_CONFIG, PDSCH\_CSI\_ZERO\_PWR\_CO\_NF, PDSCH\_NUM\_UE\_RS\_PORT\_7\_TILL\_10, PDSCH\_NUM\_UE\_RS\_PORT\_11\_TILL\_14, PDSC\_H\_CSI\_RS\_CONFIG,,

### 3.5.11.5.2.4.7 `uint8_t maple_pdsch_job_t::bd_index`

Job's index in the BD ring.

Will be assigned by the driver.

### 3.5.11.5.2.4.8 `uint8_t maple_pdsch_job_t::syms_done`

Number of symbols done, should be updated using PDSCH Ctrl Command PDSCH\_CH\_CMD\_GET\_NUM\_SYMS\_DONE.

### 3.5.11.5.2.4.9 `maple_pdsch_job_extension_t* maple_pdsch_job_t::extension_ptr`

A pointer to the extension needed for Code Generation feature.

## 3.5.11.5.2.5 `struct maple_pdsch_user_header_t`

`maple_pdsch_job_t.hdr_data_ptrs[PDSCH_USER_HEADER_ADDRESS]` compatible with BD[USER\_HEADER\_ADDRESS] structure;

Number of headers = BD[N\_USERS] defined by `PDSCH_BD_N_USERS(X)` at `maple_pdsch_job_t.first_flags`

### Data Fields

- `uint32_t first_flags`
- `uint32_t second_flags`
- `uint32_t third_flags`
- `uint16_t tb_size [PDSCH_CW_PER_USER]`
- `uint32_t num_out_bits`
- `os_virt_ptr tb_input`

### 3.5.11.5.2.5.1 Field Documentation

#### 3.5.11.5.2.5.2 `uint32_t maple_pdsch_user_header_t::first_flags`

Relevant flags: `PDSCH_USER_RB_START(N)` `PDSCH_USER_ANT_EN(N)` `PDSCH_USER_NUM_PHYS_RB(N)`

#### 3.5.11.5.2.5.3 `uint32_t maple_pdsch_user_header_t::second_flags`

Relevant flags: `PDSCH_USER_OSPMS(N)` `PDSCH_USER_OSPMF(N)` `PDSCH_SPM_UES` `PDSCH_USER_2_ANT_PORTS_TRANS_DIVERSITY` `PDSCH_USER_4_ANT_PORTS_TRANS_DIVERSITY` `PDSCH_USER_CDD` `PDSCH_USER_TRANSMIT_DIVERSITY` `PDSCH_USER_SPATIAL_MULTIPLEXING` `PDSCH_USER_1_CW` `PDSCH_USER_2_CW`.

## MAPLE-B3 Module API

### 3.5.11.5.2.5.4 uint32\_t maple\_pdsch\_user\_header\_t::third\_flags

Relevant flags: [PDSCH\\_USER\\_NIR\(NUM\)](#) (NUM) [PDSCH\\_USER\\_RV\\_IDX\\_TB0\(IND\)](#) PDSCH\_USER\_RV\_IDX\_TB1(IND) PDSCH\_USER\_TB0\_MODULATION\_QPSK PDSCH\_USER\_TB0\_MODULATION\_16QAM PDSCH\_USER\_TB0\_MODULATION\_64QAM PDSCH\_USER\_TB1\_MODULATION\_QPSK PDSCH\_USER\_TB1\_MODULATION\_16QAM PDSCH\_USER\_TB1\_MODULATION\_64QAM PDSCH\_USER\_TB0\_NL\_1 PDSCH\_USER\_TB0\_NL\_2 PDSCH\_USER\_TB0\_NL\_3 PDSCH\_USER\_TB0\_NL\_4 PDSCH\_USER\_TB1\_NL\_1 PDSCH\_USER\_TB1\_NL\_2 PDSCH\_USER\_TB1\_NL\_3 PDSCH\_USER\_TB1\_NL\_4.

### 3.5.11.5.2.5.5 uint16\_t maple\_pdsch\_user\_header\_t::tb\_size[PDSCH\_CW\_PER\_USER]

Transport Block 0/1 Size.

### 3.5.11.5.2.5.6 uint32\_t maple\_pdsch\_user\_header\_t::num\_out\_bits

Rate Matching Number of Output bits for Transport Block; See also [PDSCH\\_SOSD\(MASK\)](#)

### 3.5.11.5.2.5.7 os\_virt\_ptr maple\_pdsch\_user\_header\_t::tb\_input

Physical transport block addresses.

### 3.5.11.5.2.6 struct maple\_pdsch\_cw\_header\_t

[maple\\_pdsch\\_job\\_t.hdr\\_data\\_ptrs\[PDSCH\\_CW\\_HEADER\\_ADDRESS\]](#) structure compatible with BD[CW\_HEADER\_ADDRESS]

Number of headers = BD[N\_USERS] defined by [PDSCH\\_BD\\_N\\_USERS\(X\)](#) at [maple\\_pdsch\\_job\\_t.first\\_flags](#)

#### Data Fields

- [uint32\\_t cw\\_init](#)
- [uint8\\_t cw\\_mod\\_type](#)
- [uint8\\_t cw\\_trgt\\_layer](#)
- [int8\\_t gain\\_b\\_exp](#)
- [int8\\_t gain\\_a\\_exp](#)
- [uint16\\_t gain\\_b\\_mantisa](#)
- [uint16\\_t gain\\_a\\_mantisa](#)

#### 3.5.11.5.2.6.1 Field Documentation

##### 3.5.11.5.2.6.2 uint32\_t maple\_pdsch\_cw\_header\_t::cw\_init

Code Word Scrambling Initialization.

##### 3.5.11.5.2.6.3 uint8\_t maple\_pdsch\_cw\_header\_t::cw\_mod\_type

Code Word modulation type: 0- QPSK Modulation, 1- 16QAM Modulation, 2- 64QAM Modulation.

**3.5.11.5.2.6.4 uint8\_t maple\_pdsch\_cw\_header\_t::cw\_trgt\_layer**

Code Word bitmask for targeting layers.

**3.5.11.5.2.6.5 int8\_t maple\_pdsch\_cw\_header\_t::gain\_b\_exp**

Data Gain B exponent.

**3.5.11.5.2.6.6 int8\_t maple\_pdsch\_cw\_header\_t::gain\_a\_exp**

Data Gain A exponent.

**3.5.11.5.2.6.7 uint16\_t maple\_pdsch\_cw\_header\_t::gain\_b\_mantisa**

Data Gain B mantisa.

**3.5.11.5.2.6.8 uint16\_t maple\_pdsch\_cw\_header\_t::gain\_a\_mantisa**

Data Gain A mantisa.

**3.5.11.5.2.7 struct maple\_pdsch\_sub\_frm\_ctrl\_t**

MAPLE PDSCH Sub Frame Control.

The sub frame control contains parameters that are fixed for the duration of the sub frame. The number of Important Resource Element Types(NoIT) field specifies the number of records in this data structure.

**Data Fields**

- uint16\_t bf\_offset
- uint16\_t nrbf: 4
- uint16\_t roa: 1
- uint16\_t bfe: 1
- uint16\_t ta: 8
- uint16\_t long\_elm: 1
- uint16\_t int8\_t gain\_exp:1
- uint16\_t gain\_mantisa

**3.5.11.5.2.7.1 Field Documentation****3.5.11.5.2.7.2 uint16\_t maple\_pdsch\_sub\_frm\_ctrl\_t::bf\_offset**

Beam forming offset.

**3.5.11.5.2.7.3 uint16\_t maple\_pdsch\_sub\_frm\_ctrl\_t::nrbf**

Number of resource elements in one beam forming matrix.

**3.5.11.5.2.7.4 uint16\_t maple\_pdsch\_sub\_frm\_ctrl\_t::roa**

Reset other antennas.

## MAPLE-B3 Module API

### 3.5.11.5.2.7.5 `uint16_t maple_pdsch_sub_frm_ctrl_t::bfe`

Beam Forming Enable.

### 3.5.11.5.2.7.6 `uint16_t maple_pdsch_sub_frm_ctrl_t::ta`

Target Antenna.

### 3.5.11.5.2.7.7 `uint16_t maple_pdsch_sub_frm_ctrl_t::long_elm`

This bit specifies if resource elements of type <t> are long or short Must equal the OFDM Symbol Control long\_elm bit.

### 3.5.11.5.2.7.8 `uint16_t int8_t maple_pdsch_sub_frm_ctrl_t::gain_exp`

Control Gain exponent.

### 3.5.11.5.2.7.9 `uint16_t maple_pdsch_sub_frm_ctrl_t::gain_mantisa`

Control Gain Mantissa.

### 3.5.11.5.2.8 `struct maple_pdsch_ofdm_sym_ctrl_t`

MAPLE PDSCH OFDM Symbol Control.

This data structure contains the number of resource elements, their size (4 or 8 bytes) and their location for each OFDM symbol and for each Imported type

#### Data Fields

- `uint32_t long_elm`: 1
- `uint32_t nor`: 11
- `uint32_t dp`: 19

#### 3.5.11.5.2.8.1 Field Documentation

### 3.5.11.5.2.8.2 `uint32_t maple_pdsch_ofdm_sym_ctrl_t::long_elm`

This bit specifies if resource elements of type <t> are long or short.

### 3.5.11.5.2.8.3 `uint32_t maple_pdsch_ofdm_sym_ctrl_t::nor`

Number of Import Resource Elements.

### 3.5.11.5.2.8.4 `uint32_t maple_pdsch_ofdm_sym_ctrl_t::dp`

`IMPORT_ADDR + 72 * NOIT + (LONG ? 8 : 4) * DP` is the location of the first resource element control of type <t> targeted to OFDM symbol <o>.

### 3.5.11.5.2.9 struct maple\_pdsch\_long\_re\_ctrl\_t

MAPLE PDSCH Long Resource Element.

#### Data Fields

- uint16\_t **real**
- uint16\_t **k**: 12
- uint16\_t **imaginary**
- uint16\_t **same\_k**: 12

#### 3.5.11.5.2.9.1 Field Documentation

#### 3.5.11.5.2.9.2 uint16\_t maple\_pdsch\_long\_re\_ctrl\_t::real

Real Value - The Data Field Consists of 16 Bit real value represented as 4Q12.

#### 3.5.11.5.2.9.3 uint16\_t maple\_pdsch\_long\_re\_ctrl\_t::k

K is the frequency/sub-carrier position in an OFDM Symbol where the Data should be placed.

#### 3.5.11.5.2.9.4 uint16\_t maple\_pdsch\_long\_re\_ctrl\_t::imaginary

Imaginary Value - The Data Field Consists of 16 Bit imaginary value represented as 4Q12.

#### 3.5.11.5.2.9.5 uint16\_t maple\_pdsch\_long\_re\_ctrl\_t::same\_k

This field should be identical to the K value.

### 3.5.11.5.2.10 struct maple\_pdsch\_short\_re\_ctrl\_t

MAPLE PDSCH Short Resource Element.

#### Data Fields

- uint16\_t **real**: 8
- uint16\_t **k**: 12

#### 3.5.11.5.2.10.1 Field Documentation

#### 3.5.11.5.2.10.2 uint16\_t maple\_pdsch\_short\_re\_ctrl\_t::real

Real Value - The Data Field Consists of 16 Bit real value represented as 4Q12.

#### 3.5.11.5.2.10.3 uint16\_t maple\_pdsch\_short\_re\_ctrl\_t::k

K is the frequency/sub-carrier position in an OFDM Symbol where the Data should be placed.

### 3.5.11.5.2.11 struct maple\_pdsch\_res\_block\_en\_t

Part of BD[UE\_RS\_HEADER\_ADDRESS] structure - resource block enable part.

Use [PDSCH\\_HDR\\_RES\\_BLOCK\\_EN](#) to set enable bits; Refer to [PDSCH UE\\_RS\\_HDR\\_STRUCT\\_G](#)

## MAPLE-B3 Module API

[EN](#) in order to understand the final structure required for BD[UE\_RS\_HEADER\_ADDRESS]

### 3.5.11.5.2.12 struct maple\_pdsch\_ctrl\_gain\_rnti\_t

Part of BD[UE\_RS\_HEADER\_ADDRESS] structure - signal gain and rnti part.

Refer to [PDSCH\\_UE\\_RS\\_HDR\\_STRUCT\\_GEN](#) in order to understand the final structure required for BD[UE\_RS\_HEADER\_ADDRESS]

#### Data Fields

- int8\_t `cge0`
- int16\_t `cgm0`
- int8\_t `cge1`
- int16\_t `cgm1`
- uint16\_t `dmrsid`: 9
- uint32\_t `uospms`: 7
- uint32\_t `uospmf`: 7
- uint32\_t `epdcch`: 1
- uint32\_t `roa`: 1
- uint32\_t `nop`: 3
- uint32\_t `sauet`: 2
- uint32\_t `sp_ant`: 2
- uint32\_t `ue5_nprb`: 7
- uint16\_t `rnti`
- uint16\_t `scid`: 2

#### 3.5.11.5.2.12.1 Field Documentation

##### 3.5.11.5.2.12.2 int8\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::cge0

Control Gain Exponent for Slot 0.

##### 3.5.11.5.2.12.3 int16\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::cgm0

Control Gain Mantissa for Slot 0.

##### 3.5.11.5.2.12.4 int8\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::cge1

Control Gain Exponent for Slot 1.

##### 3.5.11.5.2.12.5 int16\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::cgm1

Control Gain Mantissa for Slot 1.

##### 3.5.11.5.2.12.6 uint32\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::uospms

UE Specific OFDM Symbol Power Map Second slot.

##### 3.5.11.5.2.12.7 uint32\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::uospmf

UE Specific OFDM Symbol Power Map First slot.

**3.5.11.5.2.12.8 uint32\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::epdcch**

ePDCCH - The header generates Demodulation reference signals associated with ePDCCH.

This field is valid only if NOP=0.

**3.5.11.5.2.12.9 uint32\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::roa**

ROA - The UE specific header writes to selected virtual antennas and all other antennas are reset.

This field is valid only if NOP=0 and PDSCH\_EPDCCH\_EN is set.

**3.5.11.5.2.12.10 uint32\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::nop**

Number of ports to which this UE specific reference signal is directed.

**3.5.11.5.2.12.11 uint32\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::sauet**

Single Antenna UE Specific Type.

**3.5.11.5.2.12.12 uint32\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::sp\_ant**

Single Port target Antenna.

This field specifies the target antenna. This field is valid if NOP=0 & (EPDCCH | SAUET=0).

**3.5.11.5.2.12.13 uint32\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::ue5\_nprb**

Number of ports to which this UE specific reference signal is directed.

**3.5.11.5.2.12.14 uint16\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::dmrsid**

This field is used for calculating the c\_init during the scrambling stage when target port is not 5.

**3.5.11.5.2.12.15 uint16\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::rnti**

Radio Network temporary identifier.

**3.5.11.5.2.12.16 uint16\_t maple\_pdsch\_ctrl\_gain\_rnti\_t::scid**

This bit is used for calculating c\_init during the scrambling stage as specified in 6.10.3.1 in 3GPP TS 36.211 V10.4.0 (2011-12).

It is used only in ports 7-14.

**3.5.11.5.2.13 struct maple\_pdsch\_sm\_w\_t**

[maple\\_pdsch\\_job\\_t.hdr\\_data\\_ptrs](#)[PDSCH\_SM\_W\_ADDRESS] structure Compatible with one entry of BD[SM\_W\_ADDRESS] for 1 matrix

## MAPLE-B3 Module API

### 3.5.11.5.2.14 struct maple\_pdsch\_ss\_header\_t

BD[[PSS][SSS]\_DATA\_ADDRESS] structure; Synchronization Channel Gain and Data.

#### 3.5.11.5.2.14.1 Field Documentation

##### 3.5.11.5.2.14.2 uint16\_t maple\_pdsch\_ss\_header\_t::data\_re

The Data Field Consists of 16 Bit Re structure, represented in 4Q12.

##### 3.5.11.5.2.14.3 uint16\_t maple\_pdsch\_ss\_header\_t::k0\_re

K is the frequency/sub-carrier position in an OFDM Symbol.

##### 3.5.11.5.2.14.4 uint16\_t maple\_pdsch\_ss\_header\_t::data\_img

The Data Field Consists of 16 Bit Img structure, represented in 4Q12.

##### 3.5.11.5.2.14.5 uint16\_t maple\_pdsch\_ss\_header\_t::k0\_img

K is the frequency/sub-carrier position in an OFDM Symbol.

### 3.5.11.5.3 Macro Definition Documentation

#### 3.5.11.5.3.1 #define PDSCH\_BD\_MANUAL\_ACTIVATION 0x80000000

Prevent the driver from dispatching the job, MAPLE will wait until the user calls a Channel Ctrl Command to activate the job.

#### 3.5.11.5.3.2 #define PDSCH\_BD\_INT\_EN 0x10000000

BD[INT\_EN].

#### 3.5.11.5.3.3 #define PDSCH\_BD\_SYM\_INT\_EN 0x04000000

Symbol interrupt enable.

#### 3.5.11.5.3.4 #define PDSCH\_BD\_EXTND\_EN 0x02000000

Extended BD Enabled.

If set then this BD has 256 bytes instead of 128 bytes.

#### 3.5.11.5.3.5 #define PDSCH\_BD\_PH\_EN 0x01000000

Place Holder.

If set, specifies the number of control symbols as well as the number of data symbols is 0.

**3.5.11.5.3.6 #define PDSCH\_BD\_N\_USERS( N ) ((N)<<16)**

BD[N\_USERS]; Total number of users in subframe allocated in the current cell; PBCH channel is referred as one of users.

**3.5.11.5.3.7 #define PDSCH\_USERS\_NUM( JOB\_PTR ) (((JOB\_PTR)->first\_flags & 0x00FF0000) >> 16)**

Help function to calculate the number of USERS.

**3.5.11.5.3.8 #define PDSCH\_BD\_SSF\_EN 0x04000000**

BD[SSFC]; Special subframe configuration for UE specific Reference Signals generation in TDD mode.  
Enable special subframe configuration for UE specific Reference Signals.

**3.5.11.5.3.9 #define PDSCH\_SSFC( N ) ((N) << 22)**

Configuration of Special subframe in case of frame structure 2 Valid values are 0..9.

**3.5.11.5.3.10 #define PDSCH\_BD\_SF\_NUM( N ) ((N) << 16)**

BD[SF\_NUM]; Sub-Frame Number.

**3.5.11.5.3.11 #define PDSCH\_BD\_NT( N ) ((N) << 8)**

BD[NT]; Number of Tail OFDM Symbols.

**3.5.11.5.3.12 #define PDSCH\_BD\_EXT\_SYM\_IN\_SCALE( N ) ((uint8\_t)(N))**

BD[EXT\_SYM\_IN\_SCALE]; External Symbols input scaling.

**3.5.11.5.3.13 #define PDSCH\_BD\_UE\_EN 0x80000000**

BD[UE\_EN]; UE Specific Reference Signal Enable.

**3.5.11.5.3.14 #define PDSCH\_BD\_CS\_EN 0x40000000**

BD[CS\_EN]; Cell Specific Reference Signal Enable.

**3.5.11.5.3.15 #define PDSCH\_BD\_MBSFN\_EN 0x20000000**

BD[MBSFN]; MBSFN Reference Signal Enable.

**3.5.11.5.3.16 #define PDSCH\_BD\_POS\_EN 0x10000000**

BD[POS\_EN]; Positioning Reference Signal Enable.

**3.5.11.5.3.17 #define PDSCH\_BD\_PSS\_EN 0x08000000**

BD[PSS\_EN]; Primary Synchronization Channel Enable.

## MAPLE-B3 Module API

### 3.5.11.5.3.18 #define PDSCH\_BD\_SSS\_EN 0x04000000

BD[SSS\_EN]; Secondary Synchronization Channel Enable.

### 3.5.11.5.3.19 #define PDSCH\_BD\_PBCH\_EN 0x02000000

BD[PBCH\_EN]; This field indicated whether Physical Broadcast Channel exists at current sub-frame or not.

### 3.5.11.5.3.20 #define PDSCH\_BD\_SPM\_EN 0x00800000

BD[SPM\_EN]; Enable spatial multiplexing.

### 3.5.11.5.3.21 #define PDSCH\_BD\_CSI\_EN 0x00400000

BD[CSI\_EN]; CSI reference signal enable.

### 3.5.11.5.3.22 #define PDSCH\_BD\_POD\_EN 0x00200000

BD[POD]; PDPE Output Dump Enabled - If set, This field specifies that all the PDPE Output will be written to the system memory starting the address written at PDSCH\_PDPE\_OUTPUT\_DUMP\_ADDR←ESS field.

If IFFT\_DIS == 1, than POD must be set to null

### 3.5.11.5.3.23 #define PDSCH\_BD\_PID\_EN 0x00100000

BD[PID]; PDPE Input Dump Enabled - If set, This field specifies that all the PDPE Input will be written to the system memory starting the address written at PDSCH\_PDPE\_INPUT\_DUMP\_ADDRESS field.

### 3.5.11.5.3.24 #define PDSCH\_BD\_PRM\_EN 0x00080000

BD[PRM]; Pre-Multiplication Enable - This field specifies if the pre-IFFT samples are multiplied before IFFT.

### 3.5.11.5.3.25 #define PDSCH\_BD\_PSM\_EN 0x00040000

BD[PSM]; Post-Multiplication Enable - This field specifies if the IFFT results are post multiplied.

### 3.5.11.5.3.26 #define PDSCH\_BD\_EXT\_PAD\_EN 0x00020000

BD[EXTPAD]; External Padding Enabled - If set, This field determines whether padding is originated from a register that is read cyclically or is read from a buffer in the system memory pointed to by PDSC←H\_PAD\_ADDRESS.

### 3.5.11.5.3.27 #define PDSCH\_BD\_NUM\_SYMS( N ) ((N)<<8)

BD[NUM\_SYMS]; Number of Symbols.

**3.5.11.5.3.28 #define PDSCH\_BD\_AD\_P\_OVA\_SCL( N ) ((uint8\_t)(N))**

BD[ADP\_OVA\_SCL]; Adaptive Overall Scaling.

**3.5.11.5.3.29 #define PDSCH\_BD\_GAIN\_EXPONENT( N ) (((int8\_t)(N) << 16) & 0x00FF0000)**

Gain exponent.

**3.5.11.5.3.30 #define PDSCH\_BD\_GAIN\_MANTISSA( N ) ((uint16\_t)N)**

Gain mantissa.

**3.5.11.5.3.31 #define PDSCH\_PDPE\_OUTPUT\_SCALE( N ) (((uint32\_t)N) << 24)**

This field indicates the scaling at the output of the PDPE for the last OFDM symbol processed in this BD.  
It is a 2s complement number. should be used only PDSCH\_SSS\_GAIN\_CONFIG.

**3.5.11.5.3.32 #define PDSCH\_BD\_NUM\_DATA\_OFDM\_SYM( JOB\_PTR ) (((JOB\_PTR)->hdr\_config[PDSCH\_PSS\_GAIN\_CONFIG] & 0xF0000000) >> 28)**

Help function to get the number of Data OFDM Symbols.

**3.5.11.5.3.33 #define PDSCH\_BD\_NUM\_CTRL\_OFDM\_SYM( JOB\_PTR ) (((JOB\_PTR)->hdr\_config[PDSCH\_PSS\_GAIN\_CONFIG] & 0x0F000000) >> 24)**

Help function to get the number of Control OFDM Symbols.

**3.5.11.5.3.34 #define PDSCH\_BD\_NUM\_UE\_SPECIFIC\_RBEN( N ) (((uint8\_t)N) << 24)**

Number of UE specific Reference Signals Parameter headers.

**3.5.11.5.3.35 #define PDSCH\_BD\_NUM\_UE\_SPECIFIC\_PAR( N ) (((uint8\_t)N) << 16)**

Number of UE specific Reference Signals Resource Block Enable headers.

**3.5.11.5.3.36 #define PDSCH\_BD\_N\_PRS\_RB( N ) (((uint8\_t)(N)) << 9)**

Number of resource blocks containing Positioning Reference Signals.

Valid only if POS\_EN is set to 1. Valid values: 0 to 100.

**3.5.11.5.3.37 #define PDSCH\_BD\_CSI\_NUM\_HDR( N ) ((N) << 25)**

Number of CSI RS headers.

**3.5.11.5.3.38 #define PDSCH\_BD\_CSI\_NUM\_RBEN( N ) ((N) << 16)**

Number of CSI RS Resource block enable headers.

## MAPLE-B3 Module API

**3.5.11.5.3.39 #define PDSCH\_BD\_CSRS\_NUM\_HDR( N ) ((N) << 9)**

Number of Cell Specific RS headers.

**3.5.11.5.3.40 #define PDSCH\_BD\_CSRS\_NUM\_RBEN( N ) (N)**

Number of Cell Specific RS Resource block enable headers.

**3.5.11.5.3.41 #define PDSCH\_CSI\_HDR\_STRUCT\_GEN( NOC, N\_CSI\_RBEN )**

`maple_pdsch_job_t.hdr_data_ptrs[PDSCH_CSI_HEADER_ADDRESS]` structure generated based on `N_CSI_RBEN`; Compatible with `BD[PDSCH_CSI_HEADER_ADDRESS]` structure

Use it inside your application for static allocations

**3.5.11.5.3.42 #define PDSCH\_UE\_RS\_HDR\_STRUCT\_GEN( N\_UE\_SPEC\_PAR, N\_UE\_SPEC\_RBEN )**

`maple_pdsch_job_t.hdr_data_ptrs[PDSCH_UE_RS_HEADER_ADDRESS]` structure generated based on `N_UE_SPEC_PR`; Compatible with `BD[UE_RS_HEADER_ADDRESS]` structure

Use it inside your application for static allocations

**3.5.11.5.3.43 #define PDSCH\_UE\_RS\_HDR\_STRUCT\_GEN( N\_UE\_SPEC\_PAR, N\_UE\_SPEC\_RBEN )**

`maple_pdsch_job_t.hdr_data_ptrs[PDSCH_UE_RS_HEADER_ADDRESS]` structure generated based on `N_UE_SPEC_PR`; Compatible with `BD[UE_RS_HEADER_ADDRESS]` structure

Use it inside your application for static allocations

**3.5.11.5.3.44 #define PDSCH\_SOSD( MASK ) ((MASK) << 24)**

This MASK specifies which OFDM symbols in the slot the user data should not be mapped to.

**3.5.11.5.3.45 #define PDSCH\_USER\_RB\_START( N ) ((N) << 16)**

Starting Resource Block index of the current user.

**3.5.11.5.3.46 #define PDSCH\_USER\_ANT\_EN( N ) ((N) << 8)**

Bits indicating which antennas this user is targeting.

**3.5.11.5.3.47 #define PDSCH\_USER\_NUM\_PHYS\_RB( N ) (N)**

This field specifies the number of Physical Resource Blocks that are allocated to this user.

**3.5.11.5.3.48 #define PDSCH\_USER\_OSPMS( N ) ((N) << 24)**

OFDM Symbol Power map second slot.

**3.5.11.5.3.49 #define PDSCH\_USER\_OSPMF( N ) ((N) << 16)**

OFDM Symbol Power map first slot.

**3.5.11.5.3.50 #define PDSCH\_USER\_LARGE\_DELAY\_CDD 0x00000010**

Large Delay CDD Mode.

**3.5.11.5.3.51 #define PDSCH\_USER\_CSI\_OVAL\_ACT 0x00000020**

CSI Reference Signal Overlay Action for user.

**3.5.11.5.3.52 #define PDSCH\_USER\_NIR( NUM ) (NUM)**

Maximum number of allowed bits after turbo encoding as defined in TS36.212 5.1.4.1.2.

**3.5.11.5.3.53 #define PDSCH\_USER\_RV\_IDX\_TB0( IND ) ((IND) << 28)**

Rate Matching redundancy version number.

**3.5.11.5.3.54 #define PDSCH\_USER\_RV\_IDX\_TB1( IND ) ((IND) << 30)**

Rate Matching redundancy version number.

**3.5.11.5.3.55 #define PDSCH\_RB\_MAP\_STRUCT\_GEN( SYS\_BW )**

`maple_pdsch_job_t.hdr_data_ptrs[PDSCH_RB_MAP_TABLE_ADDRESS]` structure compatible B $\leftarrow$ D[RB\_MAP\_TABLE\_ADDRESS]

The RB Map structure is generated based on the System Bandwidth; Use it inside your application for static allocations

**3.5.11.5.3.56 #define PDSCH\_HDR\_RES\_BLOCK\_EN( NUM, RBEN\_ADDR  
                  )(RBEN\_ADDR)->rben[(128-(NUM))/32] |= ((uint32\_t)0x1 << ((NUM-1) % 32))**

Use this macro to enable resource blocks inside the `maple_pdsch_res_block_en_t`.

**3.5.11.5.3.57 #define PDSCH\_CGAIN\_UOSPM( N ) (((uint8\_t)(N)) << 24)**

UE Specific OFDM Symbol Power Map Second slot.

**3.5.11.5.3.58 #define PDSCH\_CGAIN\_UOSPMF( N ) (((uint8\_t)(N)) << 16)**

UE Specific OFDM Symbol Power Map First slot.

**3.5.11.5.3.59 #define PDSCH\_CGAIN\_NUM\_PORTS( N ) ((N) << 11)**

Number of ports to which this UE specific reference signal is directed.

## MAPLE-B3 Module API

### **3.5.11.5.3.60 #define PDSCH\_CGAIN\_SP\_ANT( N ) ((N) << 7)**

Single Port target Antenna.

This field specifies the target antenna. This field is valid if NOP=0 & (EPDCCH | SAUET=0).

### **3.5.11.5.3.61 #define PDSCH\_CGAIN\_UE5NPRB( N )(N)**

Number of ports to which this UE specific reference signal is directed.

### **3.5.11.5.3.62 #define PDSCH\_SM\_W\_RNLV 0x80**

The 2s complement of the 16 bit real portion of the complex number pointed to by the CNP field should be used.

### **3.5.11.5.3.63 #define PDSCH\_SM\_W\_INLV 0x40**

The 2s complement of the 16 bit imaginary portion of the complex number pointed to by the CNP field should be used.

### **3.5.11.5.3.64 #define PDSCH\_SM\_W\_SWLV 0x10**

The UDSMRCx & UDSMIC should be used as imaginary and real respectively.

### **3.5.11.5.3.65 #define PDSCH\_SM\_W\_CNPLV( N )(N)**

Complex Number Pointer Layer x Virtual Antenna.

## 3.5.11.5.4 Enumeration Type Documentation

### 3.5.11.5.4.1 anonymous enum

PDSCH Debug Queue type Enumeration.

Enumerator

*PDSCH\_QUEUE\_TYPE\_START* MAPLE PDSCH2\_EDF PDSCH\_START Queue.  
*PDSCH\_QUEUE\_TYPE\_PDPE* MAPLE PDSCH2\_EDF PDSCH\_PDPE Queue.  
*PDSCH\_QUEUE\_TYPE\_DONE* MAPLE PDSCH2\_EDF PDSCH\_DONE Queue.

### 3.5.11.5.4.2 anonymous enum

PDSCH Header Enumeration.

Enumerator

*PDSCH\_USER\_HEADER\_ADDRESS* Access to BD[USER\_HEADER\_ADDRESS].  
*PDSCH\_CW\_HEADER\_ADDRESS* Access to BD[CW\_HEADER\_ADDRESS].  
*PDSCH\_RB\_MAP\_TABLE\_ADDRESS* Access to BD[RB\_MAP\_TABLE\_ADDRESS].

**PDSCH\_UE\_RS\_HEADER\_ADDRESS** Access to BD[UE\_RS\_HEADER\_ADDRESS].

**PDSCH\_CS\_RS\_GAIN\_CONFIG** Access to BD[CS\_CGE + CS\_CGM] data.

**PDSCH\_MBSFN\_RS\_GAIN\_CONFIG** Access to BD[MBSFN\_CGE + MBSFN\_CGM] data.

**PDSCH\_POS\_RS\_GAIN\_CONFIG** Access to BD[POS\_CGE + POS\_CGM] data.

**PDSCH\_EXT\_OFDM\_SYM\_ADDRESS** Access to BD[EXT\_OFDM\_SYM\_ADDRESS].

**PDSCH\_BF\_COEFF\_ADDRESS** Access to BD[PDSCH\_BF\_COEFF\_ADDRESS], supported at Rev2 only.

**PDSCH\_SM\_W\_ADDRESS** Access to BD[SM\_W\_ADDRESS].

**PDSCH\_PSS\_GAIN\_CONFIG** Access to BD[PSS\_CGE + PSS\_CGM] + Read only BD[ND + N\_C].

**PDSCH\_PSS\_DATA\_ADDRESS** Access to BD[PSS\_DATA\_ADDRESS].

**PDSCH\_SSS\_GAIN\_CONFIG** Access to BD[POS + SSS\_CCE + SSS\_CCM].

**PDSCH\_SSS\_DATA\_ADDRESS** Access to BD[SSS\_DATA\_ADDRESS].

**PDSCH\_ANT0\_DATA\_ADDRESS** Access to BD[ANT0\_DATA\_ADDRESS].

**PDSCH\_ANT1\_DATA\_ADDRESS** Access to BD[ANT1\_DATA\_ADDRESS].

**PDSCH\_ANT2\_DATA\_ADDRESS** Access to BD[ANT2\_DATA\_ADDRESS].

**PDSCH\_ANT3\_DATA\_ADDRESS** Access to BD[ANT3\_DATA\_ADDRESS].

**PDSCH\_ANT4\_DATA\_ADDRESS** Access to BD[ANT4\_DATA\_ADDRESS].

**PDSCH\_ANT5\_DATA\_ADDRESS** Access to BD[ANT5\_DATA\_ADDRESS].

**PDSCH\_ANT6\_DATA\_ADDRESS** Access to BD[ANT6\_DATA\_ADDRESS].

**PDSCH\_ANT7\_DATA\_ADDRESS** Access to BD[ANT7\_DATA\_ADDRESS].

**PDSCH\_PDPE\_OUTPUT\_DUMP\_ADDRESS** Access to BD[POD\_ADDRESS], supported at Rev2 only.

**PDSCH\_CSI\_HEADER\_ADDRESS** Access to BD[CSI\_HEADER\_ADDRESS].

**PDSCH\_N\_UE\_SPECIFIC\_CONFIG** Access to BD[N\_UE\_SPECIFIC\_RBEN + N\_UE\_SPECIFIC\_PAR + N\_PRS\_RB].

**PDSCH\_EXTERNAL\_PADDING\_ADDRESS** Access to BD[PAD\_ADDRESS], valid only if P\_DSCH\_BD\_EXT\_PAD\_EN is set.

**PDSCH\_CSI\_RS\_CONFIG** Access to BD[NOC + N\_CSI\_RBEN + NOCSRS + N\_CSRS\_RBEN].

**PDSCH\_PDPE\_INPUT\_DUMP\_ADDRESS** Access to BD[PID\_ADDRESS].

**PDSCH\_PM\_ADDRESS** Pre/Post Multiplication Address.

**PDSCH\_NUM\_HEADERS** Number of PDSCH headers in BD.

### 3.5.11.5.4.3 anonymous enum

BD[PCS]; Primary Configuration Select.

This bit specifies which configuration set should be used for processing the current BD.

Enumerator

**PDSCH\_PCS\_0** Configuration 0 should be used.

**PDSCH\_PCS\_1** Configuration 1 should be used.

**MAPLE-B3 Module API****3.5.11.5.4.4 anonymous enum**

BD[FS]; Frame structure.

Enumerator

**PDSCH\_LTE\_FRAME\_STR1** LTE frame structure 1.

**PDSCH\_LTE\_FRAME\_STR2** LTE frame structure 2.

**3.5.11.5.4.5 anonymous enum**

BD[EXTND\_CP]; Extended Cyclic Prefix.

Enumerator

**PDSCH\_NORMAL\_CP** Normal CP.

**PDSCH\_EXTENDED\_CP** Extended CP.

**3.5.11.5.4.6 anonymous enum**

BD[PBFIX]; PBCH Frame Index.

Enumerator

**PDSCH\_PBCH\_FIRST\_Q** First quarter (bits 0-479 for normal CP and 0-431 for extended CP)

**PDSCH\_PBCH\_SECOND\_Q** Second quarter (bits 480-959 for normal CP and 432-863 for extended CP)

**PDSCH\_PBCH\_THIRD\_Q** Third quarter (bits 960-1439 for normal CP and 864-1295 for extended CP)

**PDSCH\_PBCH\_FOURTH\_Q** Fourth quarter (bits 1440 to 1919 for normal CP and 1296-1727 for extended CP)

**3.5.11.5.4.7 anonymous enum**

BD[SF\_7\_5KHZ]; subframe subcarrier enable.

Enumerator

**PDSCH\_SF\_SUBCARRIER\_15KHZ** 15khz subcarrier

**PDSCH\_SF\_SUBCARRIER\_7\_5KHZ** 7\_5khz subcarrier

**3.5.11.5.4.8 anonymous enum**

BD[CFI]; Number of external PDCCH/PHICH OFDM symbols pointed by [EXT\_OFDM\_SYM\_ADDRESS].

Enumerator

**PDSCH\_CFI1** 1 Symbols

**PDSCH\_CFI2** 2 Symbols

**PDSCH\_CFI3** 3 Symbols

### 3.5.11.5.4.9 anonymous enum

Enumerator

**PDSCH\_USER\_TRANSMIT\_SINGLE\_ANT** Single Antenna Transmission.

**PDSCH\_USER\_TRANSMIT\_DIVERSITY** Transmit Diversity.

**PDSCH\_USER\_SPATIAL\_MULTIPLEXING** Spatial Multiplexing.

### 3.5.11.5.4.10 anonymous enum

Enumerator

**PDSCH\_USER\_TB0\_MODULATION\_QPSK** QPSK Modulation.

**PDSCH\_USER\_TB0\_MODULATION\_16QAM** 16QAM Modulation

**PDSCH\_USER\_TB0\_MODULATION\_64QAM** 64QAM Modulation

### 3.5.11.5.4.11 anonymous enum

Enumerator

**PDSCH\_USER\_TB1\_MODULATION\_QPSK** QPSK Modulation.

**PDSCH\_USER\_TB1\_MODULATION\_16QAM** 16QAM Modulation

**PDSCH\_USER\_TB1\_MODULATION\_64QAM** 64QAM Modulation

### 3.5.11.5.4.12 anonymous enum

Enumerator

**PDSCH\_USER\_TB0\_NL\_1** Number of Layers parameter = 1.

**PDSCH\_USER\_TB0\_NL\_2** Number of Layers parameter = 2.

**PDSCH\_USER\_TB0\_NL\_3** Number of Layers parameter = 3.

**PDSCH\_USER\_TB0\_NL\_4** Number of Layers parameter = 4.

### 3.5.11.5.4.13 anonymous enum

Enumerator

**PDSCH\_USER\_TB1\_NL\_1** Number of Layers parameter = 1.

**PDSCH\_USER\_TB1\_NL\_2** Number of Layers parameter = 2.

**PDSCH\_USER\_TB1\_NL\_3** Number of Layers parameter = 3.

**PDSCH\_USER\_TB1\_NL\_4** Number of Layers parameter = 4.

### 3.5.11.5.4.14 anonymous enum

Enumerator

**PDSCH\_EPDCCH** ePDCCH - The header generates Demodulation reference signals associated with ePDCCH. This field is valid only if NOP=0.

**PDSCH\_RESET\_OTHER\_ANTS** ROA - The UE specific header writes to selected virtual antennas and all other antennas are reset. This field is valid only if NOP=0 and PDSCH\_EPDCCH\_EN is set.

## MAPLE-B3 Module API

### 3.5.11.5.4.15 anonymous enum

Enumerator

**PDSCH\_CGAIN\_SAUE<sub>T5</sub>** UE specific reference signal targeting antenna port 5.

**PDSCH\_CGAIN\_SAUE<sub>T7</sub>** UE specific reference signal targeting antenna port 7.

**PDSCH\_CGAIN\_SAUE<sub>T8</sub>** UE specific reference signal targeting antenna port 8.

### 3.5.11.5.5 Function Documentation

#### 3.5.11.5.5.1 **INLINE uint16\_t PDSCH\_RB\_MAP\_TABLE\_SIZE ( pdsch\_mode\_sys\_bw\_t sys\_bw )**

Returns total RB Mapping table size by System Bandwidth

Parameters

in	sys_bw	- System Bandwidth
----	--------	--------------------

Returns

RB Mapping table size by System Bandwidth

#### 3.5.11.5.5.2 **INLINE uint16\_t PDSCH\_RB\_MAP\_SLOT\_SIZE ( pdsch\_mode\_sys\_bw\_t sys\_bw )**

Returns each slot size by System Bandwidth

Parameters

in	sys_bw	- System Bandwidth
----	--------	--------------------

Returns

Slot's size by System Bandwidth

## 3.5.12 Maple TCPE API

### 3.5.12.1 Overview

MAPLE TCPE Initialization and Runtime API

### Modules

- [TCPE Initialization](#)
- [TCPE Runtime](#)

### 3.5.12.2 TCPE Initialization

#### 3.5.12.2.1 Overview

TCPE device initialization API

#### Data Structures

- struct [tcpe\\_open\\_params\\_t](#)

#### Typedefs

- typedef [maple\\_pe\\_init\\_params\\_t](#) [maple\\_tcpe\\_init\\_params\\_t](#)
- typedef struct [maple\\_pe\\_init\\_params\\_s](#) [maple\\_tcpe\\_init\\_params\\_s](#)
- typedef [maple\\_pe\\_ch\\_open\\_params\\_t](#) [maple\\_tcpe\\_ch\\_open\\_params\\_t](#)

#### Enumerations

- enum

#### Functions

- os\_status [mapleTcpeInitialize](#) ([maple\\_tcpe\\_init\\_params\\_s](#) \*init\_params, unsigned int num\_devices, os\_status(\*channel\_dispatch)(void \*channel, void \*jobs, int \*num\_jobs), void(\*channel\_reap)(void \*channel, void \*maple))

#### MAPLE TCPE Device Names and IDs

- #define [MAPLE\\_TCPE\\_NAME](#) "TCPE"
- #define [TCPE\\_DEV\\_ID](#) 0

#### 3.5.12.2.2 Data Structure Documentation

##### 3.5.12.2.2.1 struct [tcpe\\_open\\_params\\_t](#)

MAPLE TCPE Device Open parameters.

#### Data Fields

- void \* [maple\\_handle](#)
- [maple\\_pe\\_bd\\_priority\\_t](#) [maple\\_pe\\_bd\\_priority](#)
- [maple\\_pe\\_num\\_bd\\_t](#) [maple\\_pe\\_num\\_bd](#)

## MAPLE-B3 Module API

### 3.5.12.2.2.1.1 Field Documentation

#### 3.5.12.2.2.1.2 `void* tcpe_open_params_t::maple_handle`

Handle returned from [osCopDeviceOpen\(\)](#) for MAPLE controller.

#### 3.5.12.2.2.1.3 `maple_pe_bd_priority_t tcpe_open_params_t::maple_pe_bd_priority`

BD rings priority scheduling - only configured by MAPLE master.

#### 3.5.12.2.2.1.4 `maple_pe_num_bd_t tcpe_open_params_t::maple_pe_num_bd`

The number of BD rings for each priority - only configured by MAPLE master.

### 3.5.12.2.3 Macro Definition Documentation

#### 3.5.12.2.3.1 `#define MAPLE_TCPE_NAME "TCPE"`

TCPE device name for Maple 0.

#### 3.5.12.2.3.2 `#define TCPE_DEV_ID 0`

TCPE device id for inside one Maple.

### 3.5.12.2.4 TypeDef Documentation

#### 3.5.12.2.4.1 `typedef maple_pe_init_params_t maple_tcpe_init_params_t`

MAPLE TCPE initialization parameters type for multiple PEs.

#### 3.5.12.2.4.2 `typedef struct maple_pe_init_params_s maple_tcpe_init_params_s`

MAPLE TCPE initialization parameters type for one PE.

#### 3.5.12.2.4.3 `typedef maple_pe_ch_open_params_t maple_tcpe_ch_open_params_t`

MAPLE TCPE channel open parameters type.

### 3.5.12.2.5 Enumeration Type Documentation

#### 3.5.12.2.5.1 `anonymous enum`

MAPLE TCPE steering bits pointers mapping.

Use it for accessing relevant [maple\\_pe\\_ch\\_open\\_params\\_t.steering\\_bits\[x\]](#)

### 3.5.12.2.6 Function Documentation

**3.5.12.2.6.1 `os_status mapleTcpeInitialize ( maple_tcpe_init_params_s * init_params,  
unsigned int num_devices, os_status(*)(void *channel, void *jobs, int *num_jobs)  
channel_dispatch, void(*)(void *channel, void *maple) channel_reap )`**

Initializes the TCPE driver's structures

The driver can supply default MAPLE parameters for initialization. The user can override these parameters by specifying an alternative MAPLE parameters structure. Although this function is called by all cores, only the master core performs the initialization of the MAPLE registers.

Parameters

in	<i>init_params</i>	- MAPLE Initialization parameters. if NULL, default MAPLE parameters will be used.
in	<i>num_devices</i>	- Number of TCPE devices
in	<i>channel_dispatch</i>	- Pointer to channel dispatch function.
in	<i>channel_reap</i>	- Pointer to channel reap function.

Returns

`OS_SUCCESS`

Warning

This function is generally called by `osArchInitialize()` as part of the kernel and drivers

### 3.5.12.3 TCPE Runtime

#### 3.5.12.3.1 Overview

TCPE Runtime API

#### Data Structures

- struct `maple_tcpe_ucb_t`
- struct `maple_tcpe_uiobc_t`
- struct `maple_tcpe_job_t`

#### Macros

- #define `TCPE_MAX_NUM_BD_FOR_DISPATCH` 16

## MAPLE-B3 Module API

### Flags & parameters for `maple_tcpe_job_t`

- enum {
   
  `TCPE_MB_PRIORITY_0` = 0, `TCPE_MB_PRIORITY_1` = 1, `TCPE_MB_PRIORITY_2` = 2,  
  `TCPE_MB_PRIORITY_3` = 3 }
- #define `TCPE_BD_MANUAL_ACTIVATION` 0x80000000
- #define `TCPE_BD_INT_EN` 0x10000000

### Flags & parameters for `maple_tcpe_ucb_t`

- enum {
   
  `TCPE_EXTERNAL_PILOTS` = 0, `TCPE_3_PILOTS` = 2, `TCPE_4_PILOTS` = 3,  
  `TCPE_5_PILOTS` = 4, `TCPE_6_PILOTS` = 5, `TCPE_7_PILOTS` = 6,  
  `TCPE_8_PILOTS` = 7 }
- enum {
   
  `TCPE_SIGNATURE_0` = 0, `TCPE_SIGNATURE_1` = 1, `TCPE_SIGNATURE_2` = 2,  
  `TCPE_SIGNATURE_3` = 3, `TCPE_SIGNATURE_4` = 4, `TCPE_SIGNATURE_5` = 5,  
  `TCPE_SIGNATURE_6` = 6, `TCPE_SIGNATURE_7` = 7, `TCPE_SIGNATURE_8` = 8,  
  `TCPE_SIGNATURE_9` = 9, `TCPE_SIGNATURE_10` = 10, `TCPE_SIGNATURE_11` = 11,  
  `TCPE_SIGNATURE_12` = 12, `TCPE_SIGNATURE_13` = 13, `TCPE_SIGNATURE_14` = 14,  
  `TCPE_SIGNATURE_15` = 15 }
- enum {
   
  `TCPE_SEARCH_WINDOW_32_CHIPS` = 0, `TCPE_SEARCH_WINDOW_64_CHIPS` = 1, `TCPE_SEARCH_WINDOW_96_CHIPS` = 2,  
  `TCPE_SEARCH_WINDOW_128_CHIPS` = 3, `TCPE_SEARCH_WINDOW_160_CHIPS` = 4, `TCPE_SEARCH_WINDOW_192_CHIPS` = 5,  
  `TCPE_SEARCH_WINDOW_224_CHIPS` = 6, `TCPE_SEARCH_WINDOW_256_CHIPS` = 7, `TCPE_SEARCH_WINDOW_288_CHIPS` = 8,  
  `TCPE_SEARCH_WINDOW_320_CHIPS` = 9, `TCPE_SEARCH_WINDOW_352_CHIPS` = 10,  
  `TCPE_SEARCH_WINDOW_384_CHIPS` = 11,  
  `TCPE_SEARCH_WINDOW_416_CHIPS` = 12, `TCPE_SEARCH_WINDOW_448_CHIPS` = 13,  
  `TCPE_SEARCH_WINDOW_480_CHIPS` = 14,  
  `TCPE_SEARCH_WINDOW_512_CHIPS` = 15, `TCPE_SEARCH_WINDOW_544_CHIPS` = 16,  
  `TCPE_SEARCH_WINDOW_576_CHIPS` = 17,  
  `TCPE_SEARCH_WINDOW_608_CHIPS` = 18, `TCPE_SEARCH_WINDOW_640_CHIPS` = 19,  
  `TCPE_SEARCH_WINDOW_672_CHIPS` = 20,  
  `TCPE_SEARCH_WINDOW_704_CHIPS` = 21, `TCPE_SEARCH_WINDOW_736_CHIPS` = 22,  
  `TCPE_SEARCH_WINDOW_768_CHIPS` = 23,  
  `TCPE_SEARCH_WINDOW_800_CHIPS` = 24, `TCPE_SEARCH_WINDOW_832_CHIPS` = 25,  
  `TCPE_SEARCH_WINDOW_864_CHIPS` = 26,  
  `TCPE_SEARCH_WINDOW_896_CHIPS` = 27, `TCPE_SEARCH_WINDOW_928_CHIPS` = 28,  
  `TCPE_SEARCH_WINDOW_960_CHIPS` = 29,  
  `TCPE_SEARCH_WINDOW_992_CHIPS` = 30, `TCPE_SEARCH_WINDOW_1024_CHIPS` = 31,  
  `TCPE_SEARCH_WINDOW_1056_CHIPS` = 32,  
  `TCPE_SEARCH_WINDOW_1088_CHIPS` = 33, `TCPE_SEARCH_WINDOW_1120_CHIPS` = 34 }

```

34, TCPE_SEARCH_WINDOW_1152_CHIPS = 35,
TCPE_SEARCH_WINDOW_1184_CHIPS = 36, TCPE_SEARCH_WINDOW_1216_CHIPS =
37, TCPE_SEARCH_WINDOW_1248_CHIPS = 38,
TCPE_SEARCH_WINDOW_1280_CHIPS = 39, TCPE_SEARCH_WINDOW_1312_CHIPS =
40, TCPE_SEARCH_WINDOW_1344_CHIPS = 41,
TCPE_SEARCH_WINDOW_1376_CHIPS = 42, TCPE_SEARCH_WINDOW_1408_CHIPS =
43, TCPE_SEARCH_WINDOW_1440_CHIPS = 44,
TCPE_SEARCH_WINDOW_1472_CHIPS = 45, TCPE_SEARCH_WINDOW_1504_CHIPS =
46, TCPE_SEARCH_WINDOW_1536_CHIPS = 47,
TCPE_SEARCH_WINDOW_1568_CHIPS = 48, TCPE_SEARCH_WINDOW_1600_CHIPS =
49, TCPE_SEARCH_WINDOW_1632_CHIPS = 50,
TCPE_SEARCH_WINDOW_1664_CHIPS = 51, TCPE_SEARCH_WINDOW_1696_CHIPS =
52, TCPE_SEARCH_WINDOW_1728_CHIPS = 53,
TCPE_SEARCH_WINDOW_1760_CHIPS = 54, TCPE_SEARCH_WINDOW_1792_CHIPS =
55, TCPE_SEARCH_WINDOW_1824_CHIPS = 56,
TCPE_SEARCH_WINDOW_1856_CHIPS = 57, TCPE_SEARCH_WINDOW_1888_CHIPS =
58, TCPE_SEARCH_WINDOW_1920_CHIPS = 59,
TCPE_SEARCH_WINDOW_1952_CHIPS = 60, TCPE_SEARCH_WINDOW_1984_CHIPS =
61, TCPE_SEARCH_WINDOW_2016_CHIPS = 62,
TCPE_SEARCH_WINDOW_2048_CHIPS = 63 }
• enum {
    TCPE_CMBL_512_CHIPS = 2, TCPE_CMBL_768_CHIPS = 3, TCPE_CMBL_1024_CHIPS = 4,
    TCPE_CMBL_1280_CHIPS = 5, TCPE_CMBL_1536_CHIPS = 6, TCPE_CMBL_1792_CHIPS =
    7,
    TCPE_CMBL_2048_CHIPS = 8, TCPE_CMBL_2304_CHIPS = 9, TCPE_CMBL_2560_CHIPS =
    10 }
• enum { TCPE_ACCUM_NOT_INITIALIZED = 0, TCPE_COHER_ACCUM_INITIALIZED = 1,
    TCPE_NON_COHER_ACCUM_INITIALIZED = 2 }
• enum {
    TCPE_CS_SKIP = 0, TCPE_CS_COHER_ACCUM = 1, TCPE_CS_TO_NCA_NO_WEIGHT = 3,
    TCPE_CS_TO_NCA_WEIGHT0 = 4, TCPE_CS_TO_NCA_WEIGHT1 = 5, TCPE_CS_TO_NC-
    A_WEIGHT2 = 6,
    TCPE_CS_TO_NCA_WEIGHT3 = 7 }
• enum { TCPE_EP_PLUS_1 = 0, TCPE_EP_MINUS_1 = 1 }
• #define TCPE_MODE_PATH_SEARCH 0
• #define TCPE_MODE_RACH 1
• #define TCPE_FC_DISABLE 0
• #define TCPE_FC_ENABLE 1
• #define TCPE_LAST_USER 1
• #define TCPE_CS(slot, strategy) ((strategy << slot*3))
• #define TCPE_SSO_DONT_ADD_4096(CG 0
• #define TCPE_SSO_ADD_4096(CG 1
• #define TCPE_SST_SHORT 0
• #define TCPE_SST_LONG 1
• #define TCPE_EP(slot, value) ((value << slot))
• #define TCPE_EP_IQ_MAP_I 0
• #define TCPE_EP_IQ_MAP_Q 0x8000
• #define TCPE_FC_STEP_SIZE(num_samples) ((num_samples / 16 - 1))

```

## MAPLE-B3 Module API

### 3.5.12.3.2 Data Structure Documentation

#### 3.5.12.3.2.1 struct maple\_tcpe\_ucb\_t

TCPE User Configuration Buffer Entry Structure.

##### Data Fields

- `uint8_t nchip`
- `uint16_t pilot_id`: 4
- `uint16_t mode`: 1
- `uint16_t fc_en`: 1
- `uint16_t sw`: 6
- `uint16_t cmbl`: 4
- `uint32_t last`: 1
- `uint32_t acc_scl`: 5
- `uint32_t nca_scl`: 5
- `uint32_t ca_scl`: 5
- `uint32_t acc_init`: 2
- `uint32_t chip_offset`: 13
- `uint32_t combining_strategy`
- `uint32_t sso`: 1
- `uint32_t sst`: 1
- `uint32_t ssn`: 24
- `short fc_init_real`
- `short fc_init_imag`
- `short fc_step_real`
- `short fc_step_imag`
- `uint16_t ep`
- `uint8_t ccn`
- `uint8_t fc_step_size`
- `uint8_t nca_weight0`
- `uint8_t nca_weight1`
- `uint8_t nca_weight2`
- `uint8_t nca_weight3`

##### 3.5.12.3.2.1.1 Field Documentation

###### 3.5.12.3.2.1.2 `uint8_t maple_tcpe_ucb_t::nchip`

The chip number of the first chip of the user scrambling code in the job.

###### 3.5.12.3.2.1.3 `uint16_t maple_tcpe_ucb_t::pilot_id`

Path-Search Mode: Number of pilots, RACH Mode: Signature ID.

###### 3.5.12.3.2.1.4 `uint16_t maple_tcpe_ucb_t::mode`

0 Path-Search, 1 RACH.

###### 3.5.12.3.2.1.5 `uint16_t maple_tcpe_ucb_t::fc_en`

Frequency Correction Enable.

**3.5.12.3.2.1.6 uint16\_t maple\_tcpe\_ucb\_t::sw**

Search Window.

**3.5.12.3.2.1.7 uint16\_t maple\_tcpe\_ucb\_t::cmb1**

Combining length.

**3.5.12.3.2.1.8 uint32\_t maple\_tcpe\_ucb\_t::last**

Last User indication.

**3.5.12.3.2.1.9 uint32\_t maple\_tcpe\_ucb\_t::acc\_scl**

Accumulator initialization Scale.

**3.5.12.3.2.1.10 uint32\_t maple\_tcpe\_ucb\_t::nca\_scl**

Non-Coherent Accumulator Scale.

**3.5.12.3.2.1.11 uint32\_t maple\_tcpe\_ucb\_t::ca\_scl**

Coherent Accumulator Scale.

**3.5.12.3.2.1.12 uint32\_t maple\_tcpe\_ucb\_t::acc\_init**

Accumulator Initialization type.

**3.5.12.3.2.1.13 uint32\_t maple\_tcpe\_ucb\_t::chip\_offset**

Chip Offset.

**3.5.12.3.2.1.14 uint32\_t maple\_tcpe\_ucb\_t::combining\_strategy**

Combining Strategy for sub-slot.

**3.5.12.3.2.1.15 uint32\_t maple\_tcpe\_ucb\_t::sso**

Scrambling Sequence Offset.

**3.5.12.3.2.1.16 uint32\_t maple\_tcpe\_ucb\_t::sst**

Scrambling Sequence Type.

**3.5.12.3.2.1.17 uint32\_t maple\_tcpe\_ucb\_t::ssn**

Scrambling Sequence Number.

**3.5.12.3.2.1.18 short maple\_tcpe\_ucb\_t::fc\_init\_real**

Frequency Correction Initialization Real part.

## MAPLE-B3 Module API

### 3.5.12.3.2.1.19 `short maple_tcpe_ucb_t::fc_init_imag`

Frequency Correction Initialization Imaginary part.

### 3.5.12.3.2.1.20 `short maple_tcpe_ucb_t::fc_step_real`

Frequency Correction Step Real part.

### 3.5.12.3.2.1.21 `short maple_tcpe_ucb_t::fc_step_imag`

Frequency Correction Step Imaginary part.

### 3.5.12.3.2.1.22 `uint16_t maple_tcpe_ucb_t::ep`

External Pilot.

### 3.5.12.3.2.1.23 `uint8_t maple_tcpe_ucb_t::ccn`

Channelization Code Number.

### 3.5.12.3.2.1.24 `uint8_t maple_tcpe_ucb_t::fc_step_size`

Frequency Correction Step Size (in multiples of 16).

### 3.5.12.3.2.1.25 `uint8_t maple_tcpe_ucb_t::nca_weight0`

Non-Coherent Combining Weight of Section 0.

### 3.5.12.3.2.1.26 `uint8_t maple_tcpe_ucb_t::nca_weight1`

Non-Coherent Combining Weight of Section 0.

### 3.5.12.3.2.1.27 `uint8_t maple_tcpe_ucb_t::nca_weight2`

Non-Coherent Combining Weight of Section 0.

### 3.5.12.3.2.1.28 `uint8_t maple_tcpe_ucb_t::nca_weight3`

Non-Coherent Combining Weight of Section 0.

## 3.5.12.3.2.2 `struct maple_tcpe_uibc_t`

TCPE User Initialization/Output Buffers Configuration Structure.

### Data Fields

- `uint16_t u_out_size`
- `uint16_t u_acc_size`
- `uint32_t u_out_addr`
- `uint32_t out_steer: 4`
- `uint32_t u_acc_addr`
- `uint32_t acc_steer: 4`

### 3.5.12.3.2.2.1 Field Documentation

#### 3.5.12.3.2.2.2 uint32\_t maple\_tcpe\_uiobc\_t::u\_out\_addr

User i Output Buffer Address.

#### 3.5.12.3.2.2.3 uint32\_t maple\_tcpe\_uiobc\_t::out\_steer

Pointer Steering bits #0.

#### 3.5.12.3.2.2.4 uint32\_t maple\_tcpe\_uiobc\_t::u\_acc\_addr

User i Initialization Accumulator Buffer Address.

#### 3.5.12.3.2.2.5 uint32\_t maple\_tcpe\_uiobc\_t::acc\_steer

Pointer Steering bits #0.

#### 3.5.12.3.2.2.6 uint16\_t maple\_tcpe\_uiobc\_t::u\_out\_size

User i Output Buffer Size.

#### 3.5.12.3.2.2.7 uint16\_t maple\_tcpe\_uiobc\_t::u\_acc\_size

User i Accumulator Buffer Size.

### 3.5.12.3.2.3 struct maple\_tcpe\_job\_t

TCPE Job Descriptor.

This structure should be passed to the LLD on the [cop\\_job\\_handle.device\\_specific](#) field in order for the LLD to build the necessary BD

#### Data Fields

- uint32\_t antenna\_buff\_size
- uint32\_t antenna\_fetch\_off
- uint32\_t antenna0\_base\_addr
- uint32\_t antenna1\_base\_addr
- [maple\\_tcpe\\_ucb\\_t](#) \* user\_conf\_buffer
- [maple\\_tcpe\\_uiobc\\_t](#) \* user\_init\_out\_buff\_conf
- uint8\_t bd\_index
- uint32\_t axi\_priority:2
- uint32\_t num\_users:8
- uint32\_t ant\_fetch\_size:11

### 3.5.12.3.2.3.1 Field Documentation

#### 3.5.12.3.2.3.2 uint32\_t maple\_tcpe\_job\_t::axi\_priority

AXI Priority.

## MAPLE-B3 Module API

### 3.5.12.3.2.3.3 `uint32_t maple_tcpe_job_t::num_users`

number of users/signatures that should be searched in the given antenna data

### 3.5.12.3.2.3.4 `uint32_t maple_tcpe_job_t::ant_fetch_size`

The amount of 32 bytes chunks to read from each buffer of the antenna diversity data.

### 3.5.12.3.2.3.5 `uint32_t maple_tcpe_job_t::antenna_buff_size`

Antenna Data Buffer Size.

### 3.5.12.3.2.3.6 `uint32_t maple_tcpe_job_t::antenna_fetch_off`

Antenna Data Buffer Fetch Offset.

### 3.5.12.3.2.3.7 `uint32_t maple_tcpe_job_t::antenna0_base_addr`

Antenna Diversity 0 Data Buffer Base Address.

### 3.5.12.3.2.3.8 `uint32_t maple_tcpe_job_t::antenna1_base_addr`

Antenna Diversity 1 Data Buffer Base Address.

### 3.5.12.3.2.3.9 `maple_tcpe_ucb_t* maple_tcpe_job_t::user_conf_buffer`

User Configuration Buffer Address.

### 3.5.12.3.2.3.10 `maple_tcpe_uiobc_t* maple_tcpe_job_t::user_init_out_buff_conf`

User Initialization/Output Buffers Configuration Address.

### 3.5.12.3.2.3.11 `uint8_t maple_tcpe_job_t::bd_index`

Job's index in the BD ring.

Will be assigned by the driver

## 3.5.12.3 Macro Definition Documentation

### 3.5.12.3.3.1 `#define TCPE_MAX_NUM_BD_FOR_DISPATCH 16`

Maximal number of TCPE BD per dispatch.

Defines the maximal number of BD that can be dispatched with a single call to [osCopChannelDispatch\(\)](#). The larger the number the higher the stack consumption is in the driver.

Warning

Users may change this value, however it requires recompiling the drivers

**3.5.12.3.3.2 #define TCPE\_BD\_MANUAL\_ACTIVATION 0x80000000**

Prevent the driver from dispatching the job, MAPLE will wait until the user calls a Channel Ctrl Command to activate the job.

**3.5.12.3.3.3 #define TCPE\_BD\_INT\_EN 0x10000000**

MAPLE issues an interrupt interrupt at the end of job.

**3.5.12.3.3.4 #define TCPE\_MODE\_PATH\_SEARCH 0**

TCPE Reference Signal generation mode.

should be set in mode.Path Search.

**3.5.12.3.3.5 #define TCPE\_MODE\_RACH 1**

RACH.

**3.5.12.3.3.6 #define TCPE\_FC\_DISABLE 0**

Frequency Correction Enable.

should be set in fc\_enFrequency correction is disabled.

**3.5.12.3.3.7 #define TCPE\_FC\_ENABLE 1**

Frequency correction is enabled.

**3.5.12.3.3.8 #define TCPE\_LAST\_USER 1**

Last User indication.

should be set in last

**3.5.12.3.3.9 #define TCPE\_CS( slot, strategy ) ((strategy << slot\*3))**

Accumulator Initialization type.

should be set in cs

**3.5.12.3.3.10 #define TCPE\_SSO\_DONT\_ADD\_4096(CG) 0**

Scrambling Sequence Offset.

should be set in ssofor DPCCH code generation

**3.5.12.3.3.11 #define TCPE\_SSO\_ADD\_4096(CG) 1**

for RACH message code generation

## MAPLE-B3 Module API

### 3.5.12.3.3.12 #define TCPE\_SST\_SHORT 0

Scrambling Sequence Type.

For RACH mode (MODE=1), this field must be set to 1. should be set in sstShort.

### 3.5.12.3.3.13 #define TCPE\_SST\_LONG 1

Long.

### 3.5.12.3.3.14 #define TCPE\_EP( slot, value ) ((value << slot))

External Pilot.

External Pilots for sub-slot <x>, that is, chips x\*256: (x+1)\*256-1 (x=0,1,...,9) in the slot. This is field is valid only for Path-Search Mode (MODE=0) and PILOT\_ID=0

### 3.5.12.3.3.15 #define TCPE\_EP\_IQ\_MAP\_I 0

Map external pilots to I branch.

### 3.5.12.3.3.16 #define TCPE\_EP\_IQ\_MAP\_Q 0x8000

Map external pilots to Q branch.

### 3.5.12.3.3.17 #define TCPE\_FC\_STEP\_SIZE( num\_samples ) ((num\_samples / 16 - 1))

Frequency Correction Step Size.

should be set in fc\_step\_size

## 3.5.12.3.4 Enumeration Type Documentation

### 3.5.12.3.4.1 anonymous enum

MBus Priority - used in [maple\\_tcpe\\_job\\_t](#).

Valid only if the [MB\_PR\_SCH] of the MMC0P parameter is not 0. should be set in job.axi\_priority.

Enumerator

<b>TCPE_MB_PRIORITY_0</b>	The MBus accesses related to that BD are initiated with priority 0.
<b>TCPE_MB_PRIORITY_1</b>	The MBus accesses related to that BD are initiated with priority 1.
<b>TCPE_MB_PRIORITY_2</b>	The MBus accesses related to that BD are initiated with priority 2.
<b>TCPE_MB_PRIORITY_3</b>	The MBus accesses related to that BD are initiated with priority 3.

### 3.5.12.3.4.2 anonymous enum

Number of pilots (IN Path-Search Mode) should be set in pilot\_id.

Enumerator

***TCPE\_EXTERNAL\_PILOTS*** Use External pilots.

***TCPE\_3\_PILOTS*** 3 pilots in slot

***TCPE\_4\_PILOTS*** 4 pilots in slot

***TCPE\_5\_PILOTS*** 5 pilots in slot

***TCPE\_6\_PILOTS*** 6 pilots in slot

***TCPE\_7\_PILOTS*** 7 pilots in slot

***TCPE\_8\_PILOTS*** 8 pilots in slot

### 3.5.12.3.4.3 anonymous enum

Signature ID (in RACH Mode).

should be set in pilot\_id

Enumerator

***TCPE\_SIGNATURE\_0*** Use Signature #0.

***TCPE\_SIGNATURE\_1*** Use Signature #1.

***TCPE\_SIGNATURE\_2*** Use Signature #2.

***TCPE\_SIGNATURE\_3*** Use Signature #3.

***TCPE\_SIGNATURE\_4*** Use Signature #4.

***TCPE\_SIGNATURE\_5*** Use Signature #5.

***TCPE\_SIGNATURE\_6*** Use Signature #6.

***TCPE\_SIGNATURE\_7*** Use Signature #7.

***TCPE\_SIGNATURE\_8*** Use Signature #8.

***TCPE\_SIGNATURE\_9*** Use Signature #9.

***TCPE\_SIGNATURE\_10*** Use Signature #10.

***TCPE\_SIGNATURE\_11*** Use Signature #11.

***TCPE\_SIGNATURE\_12*** Use Signature #12.

***TCPE\_SIGNATURE\_13*** Use Signature #13.

***TCPE\_SIGNATURE\_14*** Use Signature #14.

***TCPE\_SIGNATURE\_15*** Use Signature #15.

### 3.5.12.3.4.4 anonymous enum

Search Window.

Describe the search window. should be set in sw

Enumerator

***TCPE\_SEARCH\_WINDOW\_32\_CHIPS*** 32 chips

***TCPE\_SEARCH\_WINDOW\_64\_CHIPS*** 64 chips

***TCPE\_SEARCH\_WINDOW\_96\_CHIPS*** 96 chips

***TCPE\_SEARCH\_WINDOW\_128\_CHIPS*** 128 chips

***TCPE\_SEARCH\_WINDOW\_160\_CHIPS*** 160 chips

***TCPE\_SEARCH\_WINDOW\_192\_CHIPS*** 192 chips

**MAPLE-B3 Module API**

<b><i>TCPE_SEARCH_WINDOW_224_CHIPS</i></b>	224 chips
<b><i>TCPE_SEARCH_WINDOW_256_CHIPS</i></b>	256 chips
<b><i>TCPE_SEARCH_WINDOW_288_CHIPS</i></b>	288 chips
<b><i>TCPE_SEARCH_WINDOW_320_CHIPS</i></b>	320 chips
<b><i>TCPE_SEARCH_WINDOW_352_CHIPS</i></b>	352 chips
<b><i>TCPE_SEARCH_WINDOW_384_CHIPS</i></b>	384 chips
<b><i>TCPE_SEARCH_WINDOW_416_CHIPS</i></b>	416 chips
<b><i>TCPE_SEARCH_WINDOW_448_CHIPS</i></b>	448 chips
<b><i>TCPE_SEARCH_WINDOW_480_CHIPS</i></b>	480 chips
<b><i>TCPE_SEARCH_WINDOW_512_CHIPS</i></b>	512 chips
<b><i>TCPE_SEARCH_WINDOW_544_CHIPS</i></b>	544 chips
<b><i>TCPE_SEARCH_WINDOW_576_CHIPS</i></b>	576 chips
<b><i>TCPE_SEARCH_WINDOW_608_CHIPS</i></b>	608 chips
<b><i>TCPE_SEARCH_WINDOW_640_CHIPS</i></b>	640 chips
<b><i>TCPE_SEARCH_WINDOW_672_CHIPS</i></b>	672 chips
<b><i>TCPE_SEARCH_WINDOW_704_CHIPS</i></b>	704 chips
<b><i>TCPE_SEARCH_WINDOW_736_CHIPS</i></b>	736 chips
<b><i>TCPE_SEARCH_WINDOW_768_CHIPS</i></b>	768 chips
<b><i>TCPE_SEARCH_WINDOW_800_CHIPS</i></b>	800 chips
<b><i>TCPE_SEARCH_WINDOW_832_CHIPS</i></b>	832 chips
<b><i>TCPE_SEARCH_WINDOW_864_CHIPS</i></b>	864 chips
<b><i>TCPE_SEARCH_WINDOW_896_CHIPS</i></b>	896 chips
<b><i>TCPE_SEARCH_WINDOW_928_CHIPS</i></b>	928 chips
<b><i>TCPE_SEARCH_WINDOW_960_CHIPS</i></b>	960 chips
<b><i>TCPE_SEARCH_WINDOW_992_CHIPS</i></b>	992 chips
<b><i>TCPE_SEARCH_WINDOW_1024_CHIPS</i></b>	1024 chips
<b><i>TCPE_SEARCH_WINDOW_1056_CHIPS</i></b>	1056 chips
<b><i>TCPE_SEARCH_WINDOW_1088_CHIPS</i></b>	1088 chips
<b><i>TCPE_SEARCH_WINDOW_1120_CHIPS</i></b>	1120 chips
<b><i>TCPE_SEARCH_WINDOW_1152_CHIPS</i></b>	1152 chips
<b><i>TCPE_SEARCH_WINDOW_1184_CHIPS</i></b>	1184 chips
<b><i>TCPE_SEARCH_WINDOW_1216_CHIPS</i></b>	1216 chips
<b><i>TCPE_SEARCH_WINDOW_1248_CHIPS</i></b>	1248 chips
<b><i>TCPE_SEARCH_WINDOW_1280_CHIPS</i></b>	1280 chips
<b><i>TCPE_SEARCH_WINDOW_1312_CHIPS</i></b>	1312 chips
<b><i>TCPE_SEARCH_WINDOW_1344_CHIPS</i></b>	1344 chips
<b><i>TCPE_SEARCH_WINDOW_1376_CHIPS</i></b>	1376 chips
<b><i>TCPE_SEARCH_WINDOW_1408_CHIPS</i></b>	1408 chips
<b><i>TCPE_SEARCH_WINDOW_1440_CHIPS</i></b>	1440 chips
<b><i>TCPE_SEARCH_WINDOW_1472_CHIPS</i></b>	1472 chips
<b><i>TCPE_SEARCH_WINDOW_1504_CHIPS</i></b>	1504 chips
<b><i>TCPE_SEARCH_WINDOW_1536_CHIPS</i></b>	1536 chips
<b><i>TCPE_SEARCH_WINDOW_1568_CHIPS</i></b>	1568 chips
<b><i>TCPE_SEARCH_WINDOW_1600_CHIPS</i></b>	1600 chips
<b><i>TCPE_SEARCH_WINDOW_1632_CHIPS</i></b>	1632 chips

<i>TCPE_SEARCH_WINDOW_1664_CHIPS</i>	1664 chips
<i>TCPE_SEARCH_WINDOW_1696_CHIPS</i>	1696 chips
<i>TCPE_SEARCH_WINDOW_1728_CHIPS</i>	1728 chips
<i>TCPE_SEARCH_WINDOW_1760_CHIPS</i>	1760 chips
<i>TCPE_SEARCH_WINDOW_1792_CHIPS</i>	1792 chips
<i>TCPE_SEARCH_WINDOW_1824_CHIPS</i>	1824 chips
<i>TCPE_SEARCH_WINDOW_1856_CHIPS</i>	1856 chips
<i>TCPE_SEARCH_WINDOW_1888_CHIPS</i>	1888 chips
<i>TCPE_SEARCH_WINDOW_1920_CHIPS</i>	1920 chips
<i>TCPE_SEARCH_WINDOW_1952_CHIPS</i>	1952 chips
<i>TCPE_SEARCH_WINDOW_1984_CHIPS</i>	1984 chips
<i>TCPE_SEARCH_WINDOW_2016_CHIPS</i>	2016 chips
<i>TCPE_SEARCH_WINDOW_2048_CHIPS</i>	2048 chips

### 3.5.12.3.4.5 anonymous enum

Combining length.

should be set in cmlb

Enumerator

<i>TCPE_CMLB_512_CHIPS</i>	512 chips
<i>TCPE_CMLB_768_CHIPS</i>	768 chips
<i>TCPE_CMLB_1024_CHIPS</i>	1024 chips
<i>TCPE_CMLB_1280_CHIPS</i>	1280 chips
<i>TCPE_CMLB_1536_CHIPS</i>	1536 chips
<i>TCPE_CMLB_1792_CHIPS</i>	1792 chips
<i>TCPE_CMLB_2048_CHIPS</i>	2048 chips
<i>TCPE_CMLB_2304_CHIPS</i>	2304 chips
<i>TCPE_CMLB_2560_CHIPS</i>	2560 chips

### 3.5.12.3.4.6 anonymous enum

Accumulator Initialization type.

should be set in acc\_init

Enumerator

<i>TCPE_ACCUM_NOT_INITIALIZED</i>	Accumulators are not initialized (start from zero).
<i>TCPE_COHER_ACCUM_INITIALIZED</i>	Coherent Accumulator initialized.
<i>TCPE_NON_COHER_ACCUM_INITIALIZED</i>	Non-Coherent Accumulator initialized .

### 3.5.12.3.4.7 anonymous enum

Accumulator Initialization type.

should be set in cs

## MAPLE-B3 Module API

Enumerator

**TCPE\_CS\_SKIP** Skip this sub-slot.

**TCPE\_CS\_COHER\_ACCUM** Coherent Accumulation.

**TCPE\_CS\_TO\_NCA\_NO\_WEIGHT** Move Accumulator to Non-Coherent Accumulator after this sub-slot and combine without weighting.

**TCPE\_CS\_TO\_NCA\_WEIGHT0** Move Accumulator to Non-Coherent Accumulator after this sub-slot and combine using NCA\_WEIGHT0.

**TCPE\_CS\_TO\_NCA\_WEIGHT1** Move Accumulator to Non-Coherent Accumulator after this sub-slot and combine using NCA\_WEIGHT1.

**TCPE\_CS\_TO\_NCA\_WEIGHT2** Move Accumulator to Non-Coherent Accumulator after this sub-slot and combine using NCA\_WEIGHT2.

**TCPE\_CS\_TO\_NCA\_WEIGHT3** Move Accumulator to Non-Coherent Accumulator after this sub-slot and combine using NCA\_WEIGHT3.

### 3.5.12.3.4.8 anonymous enum

External Pilots for sub-slot.

should be set with or operation in ep

Enumerator

**TCPE\_EP\_PLUS\_1** pilot value +1.

**TCPE\_EP\_MINUS\_1** pilot value -1.

## 3.5.13 Maple Trace Events API

### 3.5.13.1 Overview

MAPLE Trace Events API

#### Modules

- [Maple Trace Events Runtime](#)

### 3.5.13.2 Maple Trace Events Runtime

#### 3.5.13.2.1 Overview

MAPLE Trace Event Runtime API

#### Data Structures

- struct [maple\\_trace\\_event\\_t](#)
- struct [maple\\_pdsch\\_trace\\_event\\_t](#)

- struct `maple_trace_read_buffers_param_t`
- struct `maple_pe_load_param_t`

## Enumerations

- enum `maple_trace_event_enable_t` {
   
MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_STARTED\_FINAL\_PROCESSING\_OF\_AN\_OFDM\_SYMBOL = (0x1 << 8), MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_DETERMINED\_NUMBER\_OF\_CONTROL\_DATA\_AND\_PAD\_OFDM\_SYMBOLS = (0x1 << 9), MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_STARTED\_PARSING\_USER\_HEADERS = (0x1 << 10),
   
MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_IS\_PREFETCHING\_OFDM\_SYMBOL\_INFORMATION = (0x1 << 11), MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_BD\_DONE = (0x1 << 13) }
- enum `maple_trace_id_t` {
   
MAPLE\_TRACE\_ID\_PDSCH\_STARTED\_FINAL\_PROCESSING\_OF\_AN\_OFDM\_SYMBOL = 0x20, MAPLE\_TRACE\_ID\_PDSCH\_DETERMINED\_NUMBER\_OF\_CONTROL\_DATA\_AND\_PAD\_OFDM\_SYMBOLS = 0x21, MAPLE\_TRACE\_ID\_PDSCH\_STARTED\_PARSING\_USER\_HEADERS = 0x22,
   
MAPLE\_TRACE\_ID\_PDSCH\_IS\_PREFETCHING\_OFDM\_SYMBOL\_INFORMATION = 0x23, MAPLE\_TRACE\_ID\_PDSCH\_BD\_DONE = 0x25 }
- enum `maple_pe_load_type_t`

### 3.5.13.2.2 Data Structure Documentation

#### 3.5.13.2.2.1 struct `maple_trace_event_t`

MAPLE-B3 Trace event structure - use to read trace events from RISC 0/1 trace buffer.

##### Data Fields

- `uint32_t trc_id`: 8
- `uint32_t __pad0__`: 8
- `uint32_t time`: 24

##### 3.5.13.2.2.1.1 Field Documentation

###### 3.5.13.2.2.1.2 `uint32_t maple_trace_event_t::trc_id`

The content of this field is determined according to the event index.

###### 3.5.13.2.2.1.3 `uint32_t maple_trace_event_t::__pad0__`

Reserved.

###### 3.5.13.2.2.1.4 `uint32_t maple_trace_event_t::time`

Relative time stamp of the event.

## MAPLE-B3 Module API

### 3.5.13.2.2.2 struct maple\_pdsch\_trace\_event\_t

MAPLE-B3 PDSCH-EDF Trace event structure - This is the structure of a PDSCH trace event.

#### Data Fields

- uint8\_t `trace_id`
- uint8\_t `task_id`
- uint8\_t `symbol_ix`
- uint8\_t `status`
- uint32\_t `__pad0__`: 8
- uint32\_t `time`: 24

#### 3.5.13.2.2.2.1 Field Documentation

##### 3.5.13.2.2.2.2 uint8\_t `maple_pdsch_trace_event_t::trace_id`

The content of this field is determined according to the event index.

##### 3.5.13.2.2.2.3 uint8\_t `maple_pdsch_trace_event_t::task_id`

The Task ID field of the BD which this job was submitted from.

##### 3.5.13.2.2.2.4 uint8\_t `maple_pdsch_trace_event_t::symbol_ix`

Symbol Index - This field specifies the index of the OFDM symbol that the MAPLE-B3 just started processing if applicable.

Valid values: 0...503.

##### 3.5.13.2.2.2.5 uint8\_t `maple_pdsch_trace_event_t::status`

This field contains the 4 LS bits of the OSFP\_STATUS field when the trace is generated by the OSFP process.

It is N/A in other cases.

##### 3.5.13.2.2.2.6 uint32\_t `maple_pdsch_trace_event_t::__pad0__`

Reserved.

##### 3.5.13.2.2.2.7 uint32\_t `maple_pdsch_trace_event_t::time`

Relative time stamp of the event.

### 3.5.13.2.2.3 struct maple\_trace\_read\_buffers\_param\_t

MAPLE-B3 PDSCH-EDF Trace Buffer structure - used to read trace events from MAPLE trace buffer.

#### Data Fields

- `maple_trace_event_t *` `event_queue`
- uint16\_t `offset`

- `uint16_t num_of_events`

### 3.5.13.2.2.3.1 Field Documentation

#### 3.5.13.2.2.3.2 `maple_trace_event_t* maple_trace_read_buffers_param_t::event_queue`

Pointer to where the driver will copy the trace buffer.

#### 3.5.13.2.2.3.3 `uint16_t maple_trace_read_buffers_param_t::offset`

Offset from the oldest event to begin coping.

#### 3.5.13.2.2.3.4 `uint16_t maple_trace_read_buffers_param_t::num_of_events`

Indicates how many events to copy from the offset in the buffer.

Valid values = (1...512) .

### 3.5.13.2.2.4 `struct maple_pe_load_param_t`

MAPLE-B3 PE Load Accumulators extractor.

should be passed when calling for a PE's Ctrl Command <XXPE>\_CMD\_GET\_PE\_ACCUMULATOR

#### Data Fields

- `uint32_t maple_clk_counter`
- `uint32_t pe_load`

#### 3.5.13.2.2.4.1 Field Documentation

#### 3.5.13.2.2.4.2 `uint32_t maple_pe_load_param_t::maple_clk_counter`

Stores the value of the MAPLE clock when calling the Ctrl Command.

#### 3.5.13.2.2.4.3 `uint32_t maple_pe_load_param_t::pe_load`

Stores the value of the PE accumulators Ctrl Command.

### 3.5.13.2.3 Enumeration Type Documentation

#### 3.5.13.2.3.1 `enum maple_trace_event_enable_t`

MAPLE-B3 MTRCECP[TRCx\_EN] MAPLE Trace Enable Configuration Parameter.

Enumerator

***MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_STARTED\_FINAL\_PROCESSING\_OF\_AN\_OFDM\_SYMBOL***

MAPLE PDSCH-EDF started final processing of an OFDM symbol (Trace ID 0x20).

***MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_DETERMINED\_NUMBER\_OF\_CONTROL\_DATA\_AND\_PAD\_OFDM\_SYMBOLS***

MAPLE PDSCH-EDF has determined the number of Control data and pad OFDM symbols

## OceaN DMA Module API

(Trace ID 0x21).

**MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_STARTED\_PARSING\_USER\_HEADERS** MAPLE-E<sub>DF</sub> has started parsing user headers (Trace ID 0x22).

**MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_IS\_PREFETCHING\_OFDM\_SYMBOL\_INFORMATION** MAPLE PDSCH-EDF is prefetching an OFDM symbol information (Trace ID 0x23).

**MAPLE\_EN\_TRACE\_EVENT\_PDSCH\_BD\_DONE** MAPLE PDSCH-EDF finished a BD (Trace ID 0x25).

### 3.5.13.2.3.2 enum maple\_trace\_id\_t

MAPLE-B3 Trace Events ID, used for extracting the trace event id.

Enumerator

**MAPLE\_TRACE\_ID\_PDSCH\_STARTED\_FINAL\_PROCESSING\_OF\_AN\_OFDM\_SYMBOL** MAPLE PDSCH-EDF started final processing of an OFDM symbol (Trace ID 0x20).

**MAPLE\_TRACE\_ID\_PDSCH\_DETERMINED\_NUMBER\_OF\_CONTROL\_DATA\_AND\_PAD\_OFDM\_SYMBOL** MAPLE PDSCH-EDF has determined the number of Control data and pad OFDM symbols (Trace ID 0x21).

**MAPLE\_TRACE\_ID\_PDSCH\_STARTED\_PARSING\_USER\_HEADERS** MAPLE PDSCH-EDF has started parsing user headers (Trace ID 0x22).

**MAPLE\_TRACE\_ID\_PDSCH\_IS\_PREFETCHING\_OFDM\_SYMBOL\_INFORMATION** MAPLE PDSCH-EDF is prefetching an OFDM symbol information (Trace ID 0x23).

**MAPLE\_TRACE\_ID\_PDSCH\_BD\_DONE** MAPLE PDSCH-EDF finished a BD (Trace ID 0x25).

### 3.5.13.2.3.3 enum maple\_pe\_load\_type\_t

MAPLE-B3 PE Load Accumulators index.

## 3.6 OceaN DMA Module API

### 3.6.1 Overview

#### Modules

- [OceaN DMA Module API Initialization](#)
- [OceaN DMA Module API Runtime](#)

### 3.6.2 OceaN DMA Module API Initialization

#### 3.6.2.1 Overview

#### Data Structures

- struct [ocn\\_dma\\_atmu\\_config\\_t](#)
- struct [ocn\\_dma\\_init\\_params\\_t](#)

## Enumerations

- enum `ocn_dma_id_t` { `OCN_DMA_ID0` = 0, `OCN_DMA_ID1` = 1 }
- enum `ocn_dma_win_sz_t` {
   
`OCN_DMA_WIN_LAST` = 0x0, `OCN_DMA_WIN_4K` = 0xB, `OCN_DMA_WIN_8K` = 0xC,
   
`OCN_DMA_WIN_16K` = 0xD, `OCN_DMA_WIN_32K` = 0xE, `OCN_DMA_WIN_64K` = 0xF,
   
`OCN_DMA_WIN_128K` = 0x10, `OCN_DMA_WIN_256K` = 0x11, `OCN_DMA_WIN_512K` =
 0x12,
   
`OCN_DMA_WIN_1M` = 0x13, `OCN_DMA_WIN_2M` = 0x14, `OCN_DMA_WIN_4M` = 0x15,
   
`OCN_DMA_WIN_8M` = 0x16, `OCN_DMA_WIN_16M` = 0x17, `OCN_DMA_WIN_32M` = 0x18,
   
`OCN_DMA_WIN_64M` = 0x19, `OCN_DMA_WIN_128M` = 0x1A, `OCN_DMA_WIN_256M` =
 0x1B,
   
`OCN_DMA_WIN_512M` = 0x1C, `OCN_DMA_WIN_1G` = 0x1D, `OCN_DMA_WIN_2G` = 0x1E,
   
`OCN_DMA_WIN_4G` = 0x1F, `OCN_DMA_WIN_8G` = 0x20, `OCN_DMA_WIN_16G` = 0x21,
   
`OCN_DMA_WIN_32G` = 0x22, `OCN_DMA_WIN_64G` = 0x23 }
- enum `ocn_dma_interface_t` {
   
`OCN_DMA_INTERFACE_PEX` = 0x00100000, `OCN_DMA_INTERFACE_RIO0` = 0x00<000000,
   
`OCN_DMA_INTERFACE_RIO1` = 0x00D00000,
   
`OCN_DMA_INTERFACE_LOCAL0` = 0x00B00000, `OCN_DMA_INTERFACE_LOCAL1` =
 0x00F00000 }

## Functions

- os\_status `ocnDmaInitialize` (`ocn_dma_init_params_t *ocn_dma_config`)

### 3.6.2.2 Data Structure Documentation

#### 3.6.2.2.1 `struct ocn_dma_atmu_config_t`

OCeaN DMA ATMU window configuration.

##### Data Fields

- `uint64_t win_base_addr`
- `ocn_dma_win_sz_t win_size`
- `ocn_dma_interface_t win_interface`

##### 3.6.2.2.1.1 Field Documentation

###### 3.6.2.2.1.1.1 `uint64_t ocn_dma_atmu_config_t::win_base_addr`

Base address for window on OCeaN space.

Only 36 bit is use

## OCeAN DMA Module API

### 3.6.2.2.1.1.2 `ocn_dma_win_sz_t ocn_dma_atmu_config_t::win_size`

Window size.

### 3.6.2.2.1.1.3 `ocn_dma_interface_t ocn_dma_atmu_config_t::win_interface`

Interface towards which window generates accesses.

### 3.6.2.2.2 `struct ocn_dma_init_params_t`

OCeAN DMA initialization structure.

Warning

If intending to generate sRIO maintanence acceses, one `dma_atmu_config` MUST be set according to: `SRIO_MAINTANENCE_ATMU_ADDR` and `SRIO_MAINTANENCE_ATMU_SIZE`

#### Data Fields

- `ocn_dma_id_t dma_id`
- `os_hwi_priority irq_priority`
- `uint16_t dma_channel_enable [NUMBER_OF_OCN_DMA_CH]`
- `void * reserved`

### 3.6.2.2.2.1 Field Documentation

#### 3.6.2.2.2.1.1 `ocn_dma_id_t ocn_dma_init_params_t::dma_id`

OCeAN DMA device index.

#### 3.6.2.2.2.1.2 `os_hwi_priority ocn_dma_init_params_t::irq_priority`

Interrupt priority.

#### 3.6.2.2.2.1.3 `uint16_t ocn_dma_init_params_t::dma_channel_enable[NUMBER_OF_OCN_DMA_CH]`

On which core to enable the channel.

#### 3.6.2.2.2.1.4 `void* ocn_dma_init_params_t::reserved`

reserved for future uses

### 3.6.2.3 Enumeration Type Documentation

#### 3.6.2.3.1 `enum ocn_dma_id_t`

OCeAN DMA controller device ID.

Enumerator

- OCN\_DMA\_ID0* OCeaN DMA 0.
- OCN\_DMA\_ID1* OCeaN DMA 1.

### 3.6.2.3.2 enum ocn\_dma\_win\_sz\_t

OCeaN DMA ATMU window size.

Enumerator

- OCN\_DMA\_WIN\_LAST* Software indicator for end of ATMU array.
- OCN\_DMA\_WIN\_4K* ATMU window, size is 4K.
- OCN\_DMA\_WIN\_8K* ATMU window, size is 8K.
- OCN\_DMA\_WIN\_16K* ATMU window, size is 16K.
- OCN\_DMA\_WIN\_32K* ATMU window, size is 32K.
- OCN\_DMA\_WIN\_64K* ATMU window, size is 64K.
- OCN\_DMA\_WIN\_128K* ATMU window, size is 128K.
- OCN\_DMA\_WIN\_256K* ATMU window, size is 256K.
- OCN\_DMA\_WIN\_512K* ATMU window, size is 512K.
- OCN\_DMA\_WIN\_1M* ATMU window, size is 1M.
- OCN\_DMA\_WIN\_2M* ATMU window, size is 2M.
- OCN\_DMA\_WIN\_4M* ATMU window, size is 4M.
- OCN\_DMA\_WIN\_8M* ATMU window, size is 8M.
- OCN\_DMA\_WIN\_16M* ATMU window, size is 16M.
- OCN\_DMA\_WIN\_32M* ATMU window, size is 32M.
- OCN\_DMA\_WIN\_64M* ATMU window, size is 64M.
- OCN\_DMA\_WIN\_128M* ATMU window, size is 128M.
- OCN\_DMA\_WIN\_256M* ATMU window, size is 256M.
- OCN\_DMA\_WIN\_512M* ATMU window, size is 512M.
- OCN\_DMA\_WIN\_1G* ATMU window, size is 1G.
- OCN\_DMA\_WIN\_2G* ATMU window, size is 2G.
- OCN\_DMA\_WIN\_4G* ATMU window, size is 4G.
- OCN\_DMA\_WIN\_8G* ATMU window, size is 8G.
- OCN\_DMA\_WIN\_16G* ATMU window, size is 16G.
- OCN\_DMA\_WIN\_32G* ATMU window, size is 32G.
- OCN\_DMA\_WIN\_64G* ATMU window, size is 64G.

### 3.6.2.3.3 enum ocn\_dma\_interface\_t

OCeaN DMA ATMU interface.

Enumerator

- OCN\_DMA\_INTERFACE\_PEX* PCI Express.

## OCEAN DMA Module API

***OCN\_DMA\_INTERFACE\_RIO0*** RapidIO port 0.

***OCN\_DMA\_INTERFACE\_RIO1*** RapidIO port 1.

***OCN\_DMA\_INTERFACE\_LOCAL0*** Local address space OCEAN Port 1.

***OCN\_DMA\_INTERFACE\_LOCAL1*** Local address space OCEAN Port 6.

### 3.6.2.4 Function Documentation

#### 3.6.2.4.1 **os\_status ocnDmaInitialize ( ocn\_dma\_init\_params\_t \* *ocn\_dma\_config* )**

OCEAN DMA initialization function.

Parameters

in	<i>ocn_dma_config</i>	- OCEAN DMA initialization parameters structure
----	-----------------------	---

Return values

<b><i>OS_SUCCESS</i></b>	if OCEAN DMA was initialized successfully
--------------------------	---

Returns

Error status, encoded in os\_error.h, for other errors

### 3.6.3 OCEAN DMA Module API Runtime

#### 3.6.3.1 Overview

#### Data Structures

- struct [ocn\\_dma\\_stride\\_t](#)
- struct [ocn\\_dma\\_chain\\_config\\_t](#)
- struct [ocn\\_dma\\_channel\\_config\\_t](#)
- union [ocn\\_dma\\_desc\\_t](#)
- struct [ocn\\_dma\\_buff\\_t](#)
- struct [ocn\\_dma\\_t](#)

#### Macros

- #define [OCN\\_DMA\\_WRITE](#) 0
- #define [OCN\\_DMA\\_READ](#) 1
- #define [DMA\\_LIST\\_DESC\\_ADDR\\_MASK](#) 0xFFFFFE0
- #define [DMA\\_LINK\\_DESC\\_LAST](#) 0x00000001
- #define [OCN\\_ATMU\\_DEFAULT\\_WIN](#) 0
- #define [OCN\\_DMA\\_MR\\_CC](#) 0x00000002
- #define [OCN\\_DMA\\_MR\\_CS](#) 0x00000001

- #define `ocn_buff_addr` `addr.full_addr`
- #define `ocnDmaChannelBound`(`ocn_dma`, `dma_channel`) (bool)((`ocn_dma_t` \*)`ocn_dma`)>`bound_chain`[`dma_channel`] != `NULL`? TRUE: `FALSE`)

## Enumerations

- enum `ocn_dma_ch_state_t` {
 `CHANNEL_UNAVAILABLE`, `CHANNEL_FREE`, `CHANNEL_OCCUPIED`,
 `CHANNEL_PUBLIC_FREE`, `CHANNEL_PUBLIC_OCCUPIED` }
- enum `ocn_dma_bwc_t` {
 `DMA_MR_BWC_0001_BYTE` = 0x00000000, `DMA_MR_BWC_0002_BYTE` = 0x01000000,
 `DMA_MR_BWC_0004_BYTE` = 0x02000000,
 `DMA_MR_BWC_0008_BYTE` = 0x03000000, `DMA_MR_BWC_0016_BYTE` = 0x04000000,
 `DMA_MR_BWC_0032_BYTE` = 0x05000000,
 `DMA_MR_BWC_0064_BYTE` = 0x06000000, `DMA_MR_BWC_0128_BYTE` = 0x07000000,
 `DMA_MR_BWC_0256_BYTE` = 0x08000000,
 `DMA_MR_BWC_0512_BYTE` = 0x09000000, `DMA_MR_BWC_1024_BYTE` = 0x0A000000,
 `DMA_MR_BWC_EXCLUSIVE` = 0x0F000000 }
- enum `ocn_dma_response_t` { `TRGT_RESPONSE` = 0x00000000, `NO_TRGT_RESPONSE` =
 0x40000000 }

## Functions

- os\_dma\_handle `ocnDmaControllerOpen` (`ocn_dma_id_t` `device_id`)
- os\_status `ocnDmaChainCreate` (`ocn_dma_chain_t` \*`ocn_dma_chain`, `ocn_dma_chain_config_t` \*`ocn_dma_chain_config`)
- os\_status `ocnDmaTransfer` (os\_dma\_handle `ocn_dma`, `ocn_dma_transfer_config_t` \*`ocn_dma_transfer_config`, `uint32_t` `ch`)
- os\_status `ocnDmaChainTransferAdd` (`ocn_dma_chain_t` \*`ocn_dma_chain`, `ocn_dma_transfer_config_t` \*`ocn_dma_transfer_config`, os\_dma\_xfer \*`xfer`)
- os\_status `ocnDmaChannelStart` (os\_dma\_handle `ocn_dma`, `uint32_t` `ocn_dma_channel`)
- bool `ocnDmaChannelIsActive` (os\_dma\_handle `ocn_dma`, `uint32_t` `ocn_dma_channel`)
- os\_status `ocnDmaChannelOpen` (os\_dma\_handle `ocn_dma`, `uint32_t` \*`dma_channel`, `ocn_dma_channel_config_t` \*`dma_channel_config`)
- os\_status `ocnDmaChannelClose` (os\_dma\_handle `ocn_dma`, `uint32_t` `ch`)
- os\_status `ocnDmaChannelBind` (os\_dma\_handle `ocn_dma`, `uint32_t` `ocn_dma_channel`, `ocn_dma_chain_t` \*`ocn_dma_chain`)
- os\_status `ocnDmaChannelUnbind` (os\_dma\_handle `ocn_dma`, `uint32_t` `dma_channel`)
- INLINE void `ocnDmaTransferSizeSet` (os\_dma\_xfer `xfer`, `uint32_t` `size`)
- INLINE void `ocnDmaTransferLowSourceSet` (os\_dma\_xfer `xfer`, `uint32_t` `source`)
- INLINE void `ocnDmaTransferLowDestinationSet` (os\_dma\_xfer `xfer`, `uint32_t` `destination`)
- INLINE void `ocnDmaTransferHighDestinationSet` (os\_dma\_xfer `xfer`, `uint32_t` `destination`)
- INLINE void `ocnDmaChainNextSet` (`ocn_dma_chain_t` \*`ocn_dma_cur_chain`, `ocn_dma_chain_t` \*`ocn_dma_next_chain`)
- INLINE void `ocnDmaChainLastSet` (`ocn_dma_chain_t` \*`ocn_dma_chain`)
- INLINE void `ocnDmaChainReset` (`ocn_dma_chain_t` \*`ocn_dma_chain`)
- os\_status `ocnDmaTransferWait` (os\_dma\_handle `ocn_dma`, `uint32_t` `dma_channel`)
- void `ocnDmaChannelContinue` (os\_dma\_handle `ocn_dma`, `uint32_t` `dma_channel`)

## OCEAN DMA Module API

**OCEAN DMA status. Flags are passed in interrupt callback.**

- #define OCN\_DMA\_XFER\_ERROR 0x00000080
- #define OCN\_DMA\_HALTED 0x00000020
- #define OCN\_DMA\_PROG\_ERROR 0x00000010
- #define OCN\_DMA\_END\_LINK 0x00000008
- #define OCN\_DMA\_BUSY 0x00000004
- #define OCN\_DMA\_END\_SEGMENT 0x00000002
- #define OCN\_DMA\_END\_LIST 0x00000001
- #define OCN\_DMA\_COMPLETED (OCN\_DMA\_END\_LINK | OCN\_DMA\_END\_SEGMENT | OCN\_DMA\_END\_LIST)
- #define OCN\_DMA\_HAS\_ERROR (OCN\_DMA\_XFER\_ERROR | OCN\_DMA\_PROG\_ERROR)

**Interrupt enabling flags.**

Should be combined in interrupt\_en field of ocn\_dma\_chain\_config\_t

- #define DMA\_END\_SEG\_INT\_EN 0x00000200
- #define DMA\_END\_LINK\_INT\_EN 0x00000100
- #define DMA\_END\_LIST\_INT\_EN 0x00000080
- #define DMA\_ERROR\_INT\_EN 0x00000040

### 3.6.3.2 Data Structure Documentation

#### 3.6.3.2.1 struct ocn\_dma\_stride\_t

Configuration parameters for the OCEAN DMA chain striding.

##### Data Fields

- uint32\_t stride\_size
- uint32\_t stride\_distance

##### 3.6.3.2.1.1 Field Documentation

###### 3.6.3.2.1.1.1 uint32\_t ocn\_dma\_stride\_t::stride\_size

Size of the stride.

###### 3.6.3.2.1.1.2 uint32\_t ocn\_dma\_stride\_t::stride\_distance

During stride enabled transfers, DMA copies stride\_size and the skips stride\_distance.

#### 3.6.3.2.2 struct ocn\_dma\_chain\_config\_t

Configuration parameters for the OCEAN DMA chain.

OCEAN DMA chain a sequence of OCEAN DMA transfers

## Data Fields

- `uint32_t max_num_of_transfers`
- `ocn_dma_stride_t * source_stride`
- `ocn_dma_stride_t * destination_stride`
- `os_mem_type heap`

### 3.6.3.2.2.1 Field Documentation

#### 3.6.3.2.2.1.1 `uint32_t ocn_dma_chain_config_t::max_num_of_transfers`

Number of transfers that can be added to this chain by `ocnDmaChainTransferAdd()`.

#### 3.6.3.2.2.1.2 `ocn_dma_stride_t* ocn_dma_chain_config_t::source_stride`

Stride configuration for the source of DMA transfers.

#### 3.6.3.2.2.1.3 `ocn_dma_stride_t* ocn_dma_chain_config_t::destination_stride`

Stride configuration for the destination of DMA transfers.

#### 3.6.3.2.2.1.4 `os_mem_type ocn_dma_chain_config_t::heap`

Which heap to use for buffer descriptors.

### 3.6.3.2.3 `struct ocn_dma_channel_config_t`

Configuration parameters for the OCeaN DMA channel.

## Data Fields

- `ocn_dma_bwc_t priority`
- `os_hwi_function ocn_dma_callback`
- `uint32_t interrupt_en`

### 3.6.3.2.3.1 Field Documentation

#### 3.6.3.2.3.1.1 `ocn_dma_bwc_t ocn_dma_channel_config_t::priority`

Channel bandwidth control (relative priority)

#### 3.6.3.2.3.1.2 `os_hwi_function ocn_dma_channel_config_t::ocn_dma_callback`

Application callback function to call when channel finishes transferring.

#### 3.6.3.2.3.1.3 `uint32_t ocn_dma_channel_config_t::interrupt_en`

A combination of the interrupt enable flags: DMA\_END\_LIST\_INT\_EN, DMA\_END\_LINK\_INT\_EN, DMA\_END\_SEG\_INT\_EN and DMA\_ERROR\_INT\_EN.

**3.6.3.2.4 union ocn\_dma\_desc\_t**

Configuration parameters for a OCeaN DMA transfer/chain.

OCeaN DMA transfer describes a specific data move that can be stored in an OCeaN DMA chain and then executed.

**3.6.3.2.4.1 Field Documentation****3.6.3.2.4.1.1 uint32\_t ocn\_dma\_desc\_t::satr**

Source Attributes Register.

**3.6.3.2.4.1.2 uint32\_t ocn\_dma\_desc\_t::sar**

Source Address Register.

**3.6.3.2.4.1.3 uint32\_t ocn\_dma\_desc\_t::datr**

Destination Attributes Register.

**3.6.3.2.4.1.4 uint32\_t ocn\_dma\_desc\_t::dar**

Destination Address Register.

**3.6.3.2.4.1.5 uint32\_t ocn\_dma\_desc\_t::enIndar**

Next link descriptor extended address.

**3.6.3.2.4.1.6 uint32\_t ocn\_dma\_desc\_t::nlIndar**

Next Link Descriptor Address Registers.

**3.6.3.2.4.1.7 uint32\_t ocn\_dma\_desc\_t::bcr**

Byte Count register.

**3.6.3.2.4.1.8 uint32\_t ocn\_dma\_desc\_t::ext\_next\_list\_desc**

Next list descriptor extended address.

**3.6.3.2.4.1.9 uint32\_t ocn\_dma\_desc\_t::next\_list\_desc**

Next Link Descriptor.

**3.6.3.2.4.1.10 uint32\_t ocn\_dma\_desc\_t::ext\_first\_link\_descriptor**

First Link extended Descriptor.

### 3.6.3.2.4.1.11 `uint32_t ocn_dma_desc_t::first_link_descriptor`

First Link Descriptor.

### 3.6.3.2.4.1.12 `uint32_t ocn_dma_desc_t::source_stride`

Source Stride - copied from the chain configuration.

### 3.6.3.2.4.1.13 `uint32_t ocn_dma_desc_t::destination_stride`

Destination Stride - copied from the chain configuration.

## 3.6.3.2.5 `struct ocn_dma_buff_t`

Description of either source or destination of a DMA transfer.

### Data Fields

- union {
  - `uint64_t full_addr`
  - `} addr`
- `bool stride_enable`
- `bool snoop_enable`
- `bool enhanced_enable`
- `uint32_t high_addr`
- `uint32_t low_addr`

### 3.6.3.2.5.1 Field Documentation

#### 3.6.3.2.5.1.1 `uint64_t ocn_dma_buff_t::full_addr`

Full 36 bit (OCeaN address space size) address.

#### 3.6.3.2.5.1.2 `uint32_t ocn_dma_buff_t::high_addr`

4 msb of the 36 bit address

#### 3.6.3.2.5.1.3 `uint32_t ocn_dma_buff_t::low_addr`

32 lsb of the 36 bit address

#### 3.6.3.2.5.1.4 `union { ... } ocn_dma_buff_t::addr`

Actual address.

If accessing local addresses `high_addr` must be set to 0. If accessing HSSI addresses (sRIO/PCI-e) the 4 lower bits of `high_addr` are used as the 4 high bits of OCeaN address. Other bits must be 0.

## OCeaN DMA Module API

### 3.6.3.2.5.1.5 bool ocn\_dma\_buff\_t::stride\_enable

Enable striding according to chain.

### 3.6.3.2.5.1.6 bool ocn\_dma\_buff\_t::snoop\_enable

Enable snooping.

### 3.6.3.2.5.1.7 bool ocn\_dma\_buff\_t::enhanced\_enable

Enable enhanced mode.

### 3.6.3.2.6 struct ocn\_dma\_t

OCeaN DMA controller structure.

#### Data Fields

- unsigned int `device_id`
- void \* `ocn_dma_ch_map` [NUMBER\_OF\_OCN\_DMA\_CH]
- `ocn_dma_ch_state_t` `channel_state` [NUMBER\_OF\_OCN\_DMA\_CH]
- `ocn_dma_chain_t` \* `bound_chain` [NUMBER\_OF\_OCN\_DMA\_CH]
- os\_hwi\_function `ocn_dma_callback` [NUMBER\_OF\_OCN\_DMA\_CH]
- uint32\_t `channel_mr` [NUMBER\_OF\_OCN\_DMA\_CH]

#### 3.6.3.2.6.1 Field Documentation

##### 3.6.3.2.6.1.1 unsigned int ocn\_dma\_t::device\_id

Number of OCeaN DMA.

##### 3.6.3.2.6.1.2 void\* ocn\_dma\_t::ocn\_dma\_ch\_map[NUMBER\_OF\_OCN\_DMA\_CH]

OCeaN DMA channels map.

##### 3.6.3.2.6.1.3 ocn\_dma\_ch\_state\_t ocn\_dma\_t::channel\_state[NUMBER\_OF\_OCN\_DMA\_CH]

OCeaN DMA channels state.

##### 3.6.3.2.6.1.4 ocn\_dma\_chain\_t\* ocn\_dma\_t::bound\_chain[NUMBER\_OF\_OCN\_DMA\_CH]

OCeaN DMA chains bound to channels.

##### 3.6.3.2.6.1.5 os\_hwi\_function ocn\_dma\_t::ocn\_dma\_callback[NUMBER\_OF\_OCN\_DMA\_CH]

Channel callback function for completion.

##### 3.6.3.2.6.1.6 uint32\_t ocn\_dma\_t::channel\_mr[NUMBER\_OF\_OCN\_DMA\_CH]

Channel Mode Register.

### 3.6.3.3 Macro Definition Documentation

#### 3.6.3.3.1 **#define OCN\_DMA\_WRITE 0**

OCeaN DMA write data.

#### 3.6.3.3.2 **#define OCN\_DMA\_READ 1**

OCeaN DMA read data.

#### 3.6.3.3.3 **#define DMA\_LIST\_DESC\_ADDR\_MASK 0xFFFFFE0**

List descending address mask.

#### 3.6.3.3.4 **#define DMA\_LINK\_DESC\_LAST 0x00000001**

Last descending address.

#### 3.6.3.3.5 **#define OCN\_ATMU\_DEFAULT\_WIN 0**

Default ATMU window.

#### 3.6.3.3.6 **#define OCN\_DMA\_MR\_CC 0x00000002**

Channel continue.

#### 3.6.3.3.7 **#define OCN\_DMA\_MR\_CS 0x00000001**

Channel start.

#### 3.6.3.3.8 **#define OCN\_DMA\_XFER\_ERROR 0x00000080**

Indicates whether an error occurred during the DMA transfer.

#### 3.6.3.3.9 **#define OCN\_DMA\_HALTED 0x00000020**

Indicates whether the transfer is halted; If the bit is set, the channel was successfully halted by software and can be restarted.

## OceaN DMA Module API

### **3.6.3.3.10 #define OCN\_DMA\_PROG\_ERROR 0x00000010**

Indicates whether a programming error was detected that prevented the DMA transfer.

### **3.6.3.3.11 #define OCN\_DMA\_END\_LINK 0x00000008**

This bit is set after transferring the last block of data in the last link if MR[EOLSIE] is set.

### **3.6.3.3.12 #define OCN\_DMA\_BUSY 0x00000004**

Indicates the current status of the channel.

### **3.6.3.3.13 #define OCN\_DMA\_END\_SEGMENT 0x00000002**

This bit is set:

- In chaining mode, after finishing a data transfer, if MR[EOLSIE] is set or if CLNDAR[EOSIE] is set;
- In direct mode, if MR[EOSIE] is set

### **3.6.3.3.14 #define OCN\_DMA\_END\_LIST 0x00000001**

This bit is set after transferring the last block of data in the last list descriptor, if MR[EOLSIE] is set.

### **3.6.3.3.15 #define OCN\_DMA\_COMPLETED (OCN\_DMA\_END\_LINK | OCN\_DMA\_END\_SEGMENT | OCN\_DMA\_END\_LIST)**

Collects all types of successful end-of-transfer indications.

### **3.6.3.3.16 #define OCN\_DMA\_HAS\_ERROR (OCN\_DMA\_XFER\_ERROR | OCN\_DMA\_PROG\_ERROR)**

Collects all types of error indications.

### **3.6.3.3.17 #define DMA\_END\_SEG\_INT\_EN 0x00000200**

End-of-segments interrupt enable.

### **3.6.3.3.18 #define DMA\_END\_LINK\_INT\_EN 0x00000100**

End-of-links interrupt enable.

**3.6.3.3.19 #define DMA\_END\_LIST\_INT\_EN 0x00000080**

End-of-list interrupt enable.

**3.6.3.3.20 #define DMA\_ERROR\_INT\_EN 0x00000040**

Error interrupt enable.

**3.6.3.3.21 #define ocn\_buff\_addr addr.full\_addr**

OCeaN buffer address.

**3.6.3.3.22 #define ocnDmaChannelBound( *ocn\_dma*, *dma\_channel* ) (bool)((*ocn\_dma\_t*  
\**ocn\_dma*)->bound\_chain[*dma\_channel*] != NULL? TRUE: FALSE)**

Checks if the channel is bound to a chain

Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaController←Open()</a>
in	<i>dma_channel</i>	- A handle to a Ocean DMA channel, returned by <a href="#">ocnDmaChannel←Open()</a>

Return values

<i>TRUE</i>	if the channel is bound to a chain
<i>FALSE</i>	if the channel is not bound to a chain

**3.6.3.4 Enumeration Type Documentation****3.6.3.4.1 enum ocn\_dma\_ch\_state\_t**

State of OCeaN DMA channel.

Enumerator

**CHANNEL\_UNAVAILABLE** Channel not allocated to this core.

**CHANNEL\_FREE** Channel private to this core and free.

**CHANNEL\_OCCUPIED** Channel private to this core and occupied.

**CHANNEL\_PUBLIC\_FREE** Channel shared among cores, not in use by this core.

**CHANNEL\_PUBLIC\_OCCUPIED** Channel shared among cores, in use by this core.

## OCeaN DMA Module API

### 3.6.3.4.2 enum ocn\_dma\_bwc\_t

DMA Bandwidth/pause control options.

If multiple channels are executing transfers concurrently, this value determines how many bytes a channel can transfer before the DMA controller shifts to the next channel

Enumerator

<b>DMA_MR_BWC_0001_BYTE</b>	Shift control to next channel after 1 byte.
<b>DMA_MR_BWC_0002_BYTE</b>	Shift control to next channel after 2 bytes.
<b>DMA_MR_BWC_0004_BYTE</b>	Shift control to next channel after 4 bytes.
<b>DMA_MR_BWC_0008_BYTE</b>	Shift control to next channel after 8 bytes.
<b>DMA_MR_BWC_0016_BYTE</b>	Shift control to next channel after 16 bytes.
<b>DMA_MR_BWC_0032_BYTE</b>	Shift control to next channel after 32 bytes.
<b>DMA_MR_BWC_0064_BYTE</b>	Shift control to next channel after 64 bytes.
<b>DMA_MR_BWC_0128_BYTE</b>	Shift control to next channel after 128 bytes.
<b>DMA_MR_BWC_0256_BYTE</b>	Shift control to next channel after 256 bytes.
<b>DMA_MR_BWC_0512_BYTE</b>	Shift control to next channel after 512 bytes.
<b>DMA_MR_BWC_1024_BYTE</b>	Shift control to next channel after 1024 bytes.
<b>DMA_MR_BWC_EXCLUSIVE</b>	Disable bandwidth sharing to allow uninterrupted transfers from each channel.

### 3.6.3.4.3 enum ocn\_dma\_response\_t

Type of response required by the OCeaN DMA, prior to its indication that a transfer is finished.

Enumerator

<b>TRGT_RESPONSE</b>	Response is required from the target.
<b>NO_TRGT_RESPONSE</b>	No response required.

### 3.6.3.5 Function Documentation

#### 3.6.3.5.1 os\_dma\_handle ocnDmaControllerOpen ( ocn\_dma\_id\_t device\_id )

Opens an OCeaN DMA Device.

The function opens an OCeaN DMA Device and returns a handle. This handle

Parameters

in	<i>device_id</i>	- OCeaN DMA device ID.
----	------------------	------------------------

Return values

<i>Device</i>	handle
<i>NULL</i>	if failed to open the controller

### 3.6.3.5.2 **os\_status ocnDmaChainCreate ( *ocn\_dma\_chain\_t* \* *ocn\_dma\_chain*, *ocn\_dma\_chain\_config\_t* \* *ocn\_dma\_chain\_config* )**

Creates an empty OCeaN DMA chain.

The function also initializes the chain structure according to the configuration parameters.

Parameters

out	<i>ocn_dma_chain</i>	- gets the chain handle
in	<i>ocn_dma_chain_config</i>	- OCeaN DMA chain configuration parameters.

Return values

<i>OS_SUCCESS</i>	if chain was opened successfully
<i>OS_ERR_NO_MEMORY</i>	if there is not enough memory to create the chain

Returns

Error status, encoded in os\_error.h, for other errors

### 3.6.3.5.3 **os\_status ocnDmaTransfer ( *os\_dma\_handle* *ocn\_dma*, *ocn\_dma\_transfer\_config\_t* \* *ocn\_dma\_transfer\_config*, *uint32\_t* *ch* )**

OCeaN DMA Transfer execution.

Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaControllerOpen()</a>
in	<i>ocn_dma_transfer_config</i>	- OCeaN DMA transfer configuration parameters
in	<i>ch</i>	- OCeaN DMA channel index

## OCEAN DMA Module API

Return values

<i>OS_SUCCESS</i>	if transfer finished successfully
<i>OS_FAIL</i>	if any of the possible DMA errors were reported

Warning

If user calls this function consecutively, with the first transaction triggering an interrupt; it is the user's responsibility to wait for the previous interrupt to trigger. This allows for optimization of the function in terms of runtime and interrupt latency.

### 3.6.3.5.4 `os_status ocnDmaChainTransferAdd ( ocn_dma_chain_t * ocn_dma_chain, ocn_dma_transfer_config_t * ocn_dma_transfer_config, os_dma_xfer * xfer )`

Adds a transfer to a OCEAN DMA chain.

Parameters

in	<i>ocn_dma_chain</i>	- A handle to a OCEAN DMA chain created by <a href="#">ocnDmaChainCreate()</a>
in	<i>ocn_dma_transfer_config</i>	- OCEAN DMA transfer configuration parameters.
out	<i>xfer</i>	- OCEAN DMA transfer handle

Returns

`OS_SUCCESS` (function always succeeds, although it may assert)

### 3.6.3.5.5 `os_status ocnDmaChannelStart ( os_dma_handle ocn_dma, uint32_t ocn_dma_channel )`

Trigger a channel.

Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaControllerOpen()</a>
in	<i>ocn_dma_channel</i>	- A handle to a Ocean DMA channel, returned by <a href="#">ocnDmaChannelOpen()</a>

Returns

`OS_SUCCESS` (function always succeeds, although it may assert)

**3.6.3.5.6 bool ocnDmaChannelsActive ( os\_dma\_handle *ocn\_dma*, uint32\_t *ocn\_dma\_channel* )**

Used to poll the channel to see when it is executing a transfer.

Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaController</a> <a href="#">Open()</a>
in	<i>ocn_dma_channel</i>	- A handle to a Ocean DMA channel, returned by <a href="#">ocnDmaChannel</a> <a href="#">Open()</a>

Return values

<i>TRUE</i>	if the channel is active
<i>FALSE</i>	if the channel is not active

**3.6.3.5.7 os\_status ocnDmaChannelOpen ( os\_dma\_handle *ocn\_dma*, uint32\_t \* *dma\_channel*, ocn\_dma\_channel\_config\_t \* *dma\_channel\_config* )**

Open and configure an OCeaN DMA channel.

Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaController</a> <a href="#">Open()</a>
out	<i>dma_channel</i>	- Opened channel number.
in	<i>dma_channel_config</i>	- Configuration parameters

Return values

<i>OS_SUCCESS</i>	if found and configured an available channel
<i>OS_ERR_DMA_RESO</i> <i>URCE_UNAVAILABLE</i>	if no channel is available

Warning

Channel allocation will first try to allocate a private channel. Only if there is no private channels will the driver allocate (if available) a shared channel.

**3.6.3.5.8 os\_status ocnDmaChannelClose ( os\_dma\_handle *ocn\_dma*, uint32\_t *ch* )**

Free OCeaN DMA channel.

**OCeaN DMA Module API**

Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaControllerOpen()</a>
in	<i>ch</i>	- A handle to a Ocean DMA channel, returned by <a href="#">ocnDmaChannelOpen()</a>

Return values

<i>OS_SUCCESS</i>	if freed the channel
<i>OS_ERR_DMA_RESOURCE_ALREADY_FREE</i>	the channel is already free

### **3.6.3.5.9 `os_status ocnDmaChannelBind ( os_dma_handle ocn_dma, uint32_t ocn_dma_channel, ocn_dma_chain_t * ocn_dma_chain )`**

Bind a chain to a channel.

Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaControllerOpen()</a>
in	<i>ocn_dma_channel</i>	- A handle to a Ocean DMA channel, returned by <a href="#">ocnDmaChannelOpen()</a>
in	<i>ocn_dma_chain</i>	- A handle to a OCeaN DMA chain created by <a href="#">ocnDmaChainCreate()</a>

Returns

`OS_SUCCESS` (function always succeeds, although it may assert)

### **3.6.3.5.10 `os_status ocnDmaChannelUnbind ( os_dma_handle ocn_dma, uint32_t dma_channel )`**

Unbind the bound chain from a channel.

Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaControllerOpen()</a>
in	<i>dma_channel</i>	- A handle to a Ocean DMA channel, returned by <a href="#">ocnDmaChannelOpen()</a>

Returns

OS\_SUCCESS (function always succeeds, although it may assert)

### **3.6.3.5.11 INLINE void ocnDmaTransferSizeSet ( os\_dma\_xfer *xfer*, uint32\_t *size* )**

Set size of a specific transfer.

Parameters

in	<i>xfer</i>	- Transfer handle, populated by <a href="#">ocnDmaChainTransferAdd()</a>
in	<i>size</i>	- New size to configure the transfer with

### **3.6.3.5.12 INLINE void ocnDmaTransferLowSourceSet ( os\_dma\_xfer *xfer*, uint32\_t *source* )**

Set low bits in source address of a specific transfer.

Parameters

in	<i>xfer</i>	- Transfer handle, populated by <a href="#">ocnDmaChainTransferAdd()</a>
in	<i>source</i>	- New source address (32 lsb) to configure the transfer with

### **3.6.3.5.13 INLINE void ocnDmaTransferLowDestinationSet ( os\_dma\_xfer *xfer*, uint32\_t *destination* )**

Set low bits in destination address of a specific transfer.

Parameters

in	<i>xfer</i>	- Transfer handle, populated by <a href="#">ocnDmaChainTransferAdd()</a>
in	<i>destination</i>	- New destination address (32 lsb) to configure the transfer with

### **3.6.3.5.14 INLINE void ocnDmaTransferHighDestinationSet ( os\_dma\_xfer *xfer*, uint32\_t *destination* )**

Set high bits in destination address of a specific transfer.

## OceaN DMA Module API

Parameters

in	<i>xfer</i>	- Transfer handle, populated by <a href="#">ocnDmaChainTransferAdd()</a>
in	<i>destination</i>	- New destination address (4 msb) to configure the transfer with

### 3.6.3.5.15 INLINE void ocnDmaChainNextSet ( *ocn\_dma\_chain\_t \* ocn\_dma\_cur\_chain, ocn\_dma\_chain\_t \* ocn\_dma\_next\_chain* )

Concatenate two chains.

Parameters

in	<i>ocn_dma_cur_chain</i>	- A handle to the first OceaN DMA chain in the concatenation, created by <a href="#">ocnDmaChainCreate()</a>
in	<i>ocn_dma_next_chain</i>	- A handle to the second OceaN DMA chain in the concatenation, created by <a href="#">ocnDmaChainCreate()</a>

### 3.6.3.5.16 INLINE void ocnDmaChainLastSet ( *ocn\_dma\_chain\_t \* ocn\_dma\_chain* )

Make channel terminate at the end of this chain.

Parameters

in	<i>ocn_dma_chain</i>	- A handle to the OceaN DMA chain (created by <a href="#">ocnDmaChainCreate()</a> ), after which to terminate the channel
----	----------------------	---

### 3.6.3.5.17 INLINE void ocnDmaChainReset ( *ocn\_dma\_chain\_t \* ocn\_dma\_chain* )

Reset the chain.

Parameters

in	<i>ocn_dma_chain</i>	- A handle to the OceaN DMA chain (created by <a href="#">ocnDmaChainCreate()</a> ), to reset
----	----------------------	---

### 3.6.3.5.18 os\_status ocnDmaTransferWait ( *os\_dma\_handle ocn\_dma, uint32\_t dma\_channel* )

Waits for channel to finish pending transactions

## Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaController-&gt;Open()</a>
in	<i>dma_channel</i>	- A handle to a Ocean DMA channel, returned by <a href="#">ocnDmaChannel-&gt;Open()</a>

## Returns

`OS_SUCCESS` (function always succeeds, although it may assert)

### 3.6.3.5.19 `void ocnDmaChannelContinue ( os_dma_handle ocn_dma, uint32_t dma_channel )`

Continues execution on an existing channel.

This function is generally called after calling [ocnDmaChainNextSet\(\)](#) to add an additional chain to a channel. If the channel finished prior to concatenating the new chain, this function will restart the DMA engine; if not, it'll have no effect

## Parameters

in	<i>ocn_dma</i>	- A handle to a Ocean DMA controller, returned by <a href="#">ocnDmaController-&gt;Open()</a>
in	<i>dma_channel</i>	- A handle to a Ocean DMA channel, returned by <a href="#">ocnDmaChannel-&gt;Open()</a>

## 3.7 DPAA Module API

### 3.7.1 Overview

DPAA module

## Modules

- [Buffer Manager Module API](#)
- [Queue Manager Module API](#)

## Data Structures

- struct [dpaa\\_fd\\_t](#)

## DPAA Module API

### Macros

- #define QM\_MAX\_NUM\_OF\_POOL\_CHANNELS 15
- #define QM\_MAX\_NUM\_OF\_WQ 8
- #define QM\_MAX\_NUM\_OF\_CGS 256
- #define QM\_MAX\_NUM\_OF\_FQIDS (16 \* MEGABYTE)

### Enumerations

- enum dpaa\_sw\_portal\_t
- enum rx\_store\_response\_t { E\_RX\_STORE\_RESPONSE\_PAUSE, E\_RX\_STORE\_RESPONSE\_CONTINUE }
- enum dpaa\_dc\_portal\_t

### Variables

- volatile uint32\_t dpaa\_fd\_t::id
- volatile uint32\_t dpaa\_fd\_t::addr
- volatile uint32\_t dpaa\_fd\_t::length
- volatile uint32\_t dpaa\_fd\_t::status
- uint8\_t qm\_revision\_info\_t::major\_rev
- uint8\_t qm\_revision\_info\_t::minor\_rev
- qm\_rejection\_code\_t qm\_rejected\_frame\_info\_t::rejection\_code
- uint8\_t qm\_rejected\_frame\_info\_t::cg\_id
- struct {
  - uint8\_t qm\_rejected\_frame\_info\_t::cg\_id
} qm\_rejected\_frame\_info\_t::cg
- uint32\_t qm\_context\_a\_t::res [2]
- uint8\_t qm\_param\_t::guest\_id
- uintptr\_t qm\_param\_t::sw\_portals\_base\_address
- uint16\_t qm\_param\_t::liodn
- uint32\_t qm\_param\_t::total\_num\_of\_fqids
- os\_mem\_type qm\_param\_t::fqd\_mem\_partition\_id
- os\_mem\_type qm\_param\_t::pfdr\_mem\_partition\_id
- qm\_exceptions\_callback\_t \* qm\_param\_t::f\_exception
- void \* qm\_param\_t::h\_app
- os\_hwif\_handle qm\_param\_t::err\_irq
- uint32\_t qm\_param\_t::part\_fqid\_base
- uint32\_t qm\_param\_t::part\_num\_of\_fqids
- uint16\_t qm\_param\_t::part\_cgs\_base
- uint16\_t qm\_param\_t::part\_num\_of\_cgs
- uint8\_t qm\_portal\_stash\_param\_t::stash\_dest\_queue
- uint8\_t qm\_portal\_stash\_param\_t::eqcr
- bool qm\_portal\_stash\_param\_t::eqcr\_high\_pri
- bool qm\_portal\_stash\_param\_t::dqrr
- uint16\_t qm\_portal\_stash\_param\_t::dqrr\_liodn
- bool qm\_portal\_stash\_param\_t::dqrr\_high\_pri
- bool qm\_portal\_stash\_param\_t::fd\_fq
- uint16\_t qm\_portal\_stash\_param\_t::fd\_fq\_liodn
- bool qm\_portal\_stash\_param\_t::fd\_fq\_high\_pri

- bool `qm_portal_stash_param_t::fd_fq_drop`
- uintptr\_t `qm_portal_param_t::ce_base_address`
- uintptr\_t `qm_portal_param_t::ci_base_address`
- void \* `qm_portal_param_t::h_qm`
- `dpaa_sw_portal_t qm_portal_param_t::sw_portal_id`
- os\_hwi\_handle `qm_portal_param_t::irq`
- uint16\_t `qm_portal_param_t::fd_liodn_offset`
- `qm_received_frame_callback_t * qm_portal_param_t::f_dflt_frame`
- `qm_rejected_frame_callback_t * qm_portal_param_t::f_rejected_frame`
- void \* `qm_portal_param_t::h_app`
- void \* `qm_fqr_congestion_avoidance_params_t::h_qm_cg`
- int8\_t `qm_fqr_congestion_avoidance_params_t::overhead_accounting_length`
- uint32\_t `qm_fqr_congestion_avoidance_params_t::fq_tail_drop_threshold`
- void \* `qm_fqr_params_t::h_qm`
- void \* `qm_fqr_params_t::h_qm_portal`
- bool `qm_fqr_params_t::init_parked`
- bool `qm_fqr_params_t::hold_active`
- bool `qm_fqr_params_t::avoid_blocking`
- bool `qm_fqr_params_t::prefer_in_cache`
- bool `qm_fqr_params_t::use_context_a_for_stash`
- uint8\_t `qm_fqr_params_t::frame_annotation_size`
- uint8\_t `qm_fqr_params_t::frame_data_size`
- uint8\_t `qm_fqr_params_t::fq_context_size`
- uint64\_t `qm_fqr_params_t::fq_context_addr`
- `qm_context_a_t * qm_fqr_params_t::context_a`
- `qm_context_b_t * qm_fqr_params_t::context_b`
- `qm_fq_channel_t qm_fqr_params_t::channel`
- uint8\_t `qm_fqr_params_t::wq`
- bool `qm_fqr_params_t::shadow_mode`
- uint32\_t `qm_fqr_params_t::num_of_fqids`
- bool `qm_fqr_params_t::use_force`
- uint32\_t `qm_fqr_params_t::align`
- uint32\_t `qm_fqr_params_t::fqid`
- bool `qm_fqr_params_t::congestion_avoidance_enable`
- `qm_fqr_congestion_avoidance_params_t qm_fqr_params_t::congestion_avoidance_params`
- `qm_fqr_mod_opt_t qm_fqr_modify_params_t::mod_options`
- bool `qm_fqr_modify_params_t::hold_active`
- bool `qm_fqr_modify_params_t::avoid_blocking`
- bool `qm_fqr_modify_params_t::prefer_in_cache`
- bool `qm_fqr_modify_params_t::use_context_a_for_stash`
- uint8\_t `qm_fqr_modify_params_t::frame_annotation_size`
- uint8\_t `qm_fqr_modify_params_t::frame_data_size`
- uint8\_t `qm_fqr_modify_params_t::fq_context_size`
- uint64\_t `qm_fqr_modify_params_t::fq_context_addr`
- `qm_context_a_t qm_fqr_modify_params_t::context_a`
- `qm_context_b_t qm_fqr_modify_params_t::context_b`
- `qm_fq_channel_t qm_fqr_modify_params_t::channel`
- uint8\_t `qm_fqr_modify_params_t::wq`
- bool `qm_fqr_modify_params_t::congestion_avoidance_enable`
- `qm_fqr_congestion_avoidance_params_t ← qm_fqr_modify_params_t::congestion_avoidance_params`
- `qm_fqr_drained_completion_cb_t * qm_fqr_modify_params_t::f_completion_cb`
- bool `qm_fqr_modify_params_t::deliver_frame`
- `qm_received_frame_callback_t * qm_fqr_modify_params_t::f_callback`
- void \* `qm_fqr_modify_params_t::h_app`
- uint32\_t `qm_cg_wred_curve_t::max_th`

## DPAA Module API

- `uint32_t qm_cg_wred_curve_t::min_th`
- `uint8_t qm_cg_wred_curve_t::probability_denominator`
- `void * qm_cg_params_t::h_qm`
- `void * qm_cg_params_t::h_qm_portal`
- `bool qm_cg_params_t::frame_count`
- `bool qm_cg_params_t::wred_enable`
- `qm_cg_wred_params_t qm_cg_params_t::wred_params`
- `bool qm_cg_params_t::tail_drop_enable`
- `uint32_t qm_cg_params_t::threshold`
- `bool qm_cg_params_t::notify_dc_portal`
- `dpaa_dc_portal_t qm_cg_params_t::dc_portal_id`
- `qm_exceptions_callback_t * qm_cg_params_t::f_exception`
- `void * qm_cg_params_t::h_app`

## Frame descriptor macros

- `#define DPAA_FD_DD_MASK 0xc0000000`
- `#define DPAA_FD_PID_MASK 0x3f000000`
- `#define DPAA_FD_ELIODN_MASK 0x0000f000`
- `#define DPAA_FD_BPID_MASK 0x00ff0000`
- `#define DPAA_FD_ADDRH_MASK 0x000000ff`
- `#define DPAA_FD_ADDRL_MASK 0xfffffff`
- `#define DPAA_FD_FORMAT_MASK 0xe0000000`
- `#define DPAA_FD_OFFSET_MASK 0x1ff00000`
- `#define DPAA_FD_LENGTH_MASK 0x000fffff`
- `#define DPAA_FD_GET_DD(fd) (((dpaa_fd_t *)fd)->id & DPAA_FD_DD_MASK) >> (31-1)`
- `#define DPAA_FD_GET_PID(fd)`
- `#define DPAA_FD_GET_BPID(fd) (((dpaa_fd_t *)fd)->id & DPAA_FD_BPID_MASK) >> (31-15)`
- `#define DPAA_FD_GET_ADDRH(fd) (((dpaa_fd_t *)fd)->id & DPAA_FD_ADDRH_MASK)`
- `#define DPAA_FD_GET_ADDRL(fd) (((dpaa_fd_t *)fd)->addr)`
- `#define DPAA_FD_GET_PHYS_ADDR(fd) ((os_phys_ptr)((uint64_t)DPAA_FD_GET_ADDRH(fd) << 32) | (uint64_t)DPAA_FD_GET_ADDRL(fd))`
- `#define DPAA_FD_GET_FORMAT(fd) (((dpaa_fd_t *)fd)->length & DPAA_FD_FORMAT_MASK) >> (31-2)`
- `#define DPAA_FD_GET_OFFSET(fd) (((dpaa_fd_t *)fd)->length & DPAA_FD_OFFSET_MASK) >> (31-11)`
- `#define DPAA_FD_GET_LENGTH(fd) (((dpaa_fd_t *)fd)->length & DPAA_FD_LENGTH_MASK)`
- `#define DPAA_FD_GET_STATUS(fd) (((dpaa_fd_t *)fd)->status)`
- `#define DPAA_FD_GET_ADDR(fd, virt) if (osMmuDataPhysToVirtManual(DPAA_FD_GET_PHYS_ADDR(fd),&virt) != OS_SUCCESS) OS_ASSERT;`
- `#define DPAA_FD_SET_DD(fd, val) (((dpaa_fd_t *)fd)->id = (((dpaa_fd_t *)fd)->id & ~DPAA_FD_DD_MASK) | (((val) << (31-1)) & DPAA_FD_DD_MASK))`
- `#define DPAA_FD_SET_PID(fd, val) (((dpaa_fd_t *)fd)->id = (((dpaa_fd_t *)fd)->id & ~DPAA_FD_PID_MASK|DPAA_FD_ELIODN_MASK) | (((val) << (31-7)) & DPAA_FD_PID_MASK) | (((val)>>6) << (31-19)) & DPAA_FD_ELIODN_MASK)))`
- `#define DPAA_FD_SET_BPID(fd, val) (((dpaa_fd_t *)fd)->id = (((dpaa_fd_t *)fd)->id & ~DPAA_FD_BPID_MASK) | (((val) << (31-15)) & DPAA_FD_BPID_MASK))`
- `#define DPAA_FD_SET_ADDRH(fd, val) (((dpaa_fd_t *)fd)->id = (((dpaa_fd_t *)fd)->id & ~DPAA_FD_ADDRH_MASK) | ((val) & DPAA_FD_ADDRH_MASK))`

- #define **DPAA\_FD\_SET\_ADDR**(fd, val) (((**dpaa\_fd\_t** \*)fd)->addr = (val))
- #define **DPAA\_FD\_SET\_ADDR**(fd, val)
- #define **DPAA\_FD\_SET\_FORMAT**(fd, val) (((**dpaa\_fd\_t** \*)fd)->length = ((((**dpaa\_fd\_t** \*)fd)->length & ~**DPAA\_FD\_FORMAT\_MASK**) | (((val) << (31-2))& **DPAA\_FD\_FORMAT\_MASK**))
- #define **DPAA\_FD\_SET\_OFFSET**(fd, val) (((**dpaa\_fd\_t** \*)fd)->length = ((((**dpaa\_fd\_t** \*)fd)->length & ~**DPAA\_FD\_OFFSET\_MASK**) | (((val) << (31-11))& **DPAA\_FD\_OFFSET\_MASK**))
- #define **DPAA\_FD\_SET\_LENGTH**(fd, val) (((**dpaa\_fd\_t** \*)fd)->length = (((**dpaa\_fd\_t** \*)fd)->length & ~**DPAA\_FD\_LENGTH\_MASK**) | ((val) & **DPAA\_FD\_LENGTH\_MASK**))
- #define **DPAA\_FD\_SET\_STATUS**(fd, val) ((**dpaa\_fd\_t** \*)fd)->status = (val))

### 3.7.2 Data Structure Documentation

#### 3.7.2.1 struct **dpaa\_fd\_t**

Frame descriptor.

##### Data Fields

- volatile uint32\_t **id**
- volatile uint32\_t **addr**
- volatile uint32\_t **length**
- volatile uint32\_t **status**

### 3.7.3 Macro Definition Documentation

#### 3.7.3.1 #define **QM\_MAX\_NUM\_OF\_POOL\_CHANNELS** 15

Total number of channels, dedicated and pool.

#### 3.7.3.2 #define **QM\_MAX\_NUM\_OF\_WQ** 8

Number of work queues per channel.

#### 3.7.3.3 #define **QM\_MAX\_NUM\_OF\_CGS** 256

Congestion groups number.

#### 3.7.3.4 #define **QM\_MAX\_NUM\_OF\_FQIDS** (16 \* MEGABYTE)

FQIDs range - 24 bits.

## DPAA Module API

### 3.7.3.5 #define DPAA\_FD\_DD\_MASK 0xc0000000

FD DD field mask.

### 3.7.3.6 #define DPAA\_FD\_PID\_MASK 0x3f000000

FD PID field mask.

### 3.7.3.7 #define DPAA\_FD\_ELIODN\_MASK 0x0000f000

FD ELIODN field mask.

### 3.7.3.8 #define DPAA\_FD\_BPID\_MASK 0x00ff0000

FD BPID field mask.

### 3.7.3.9 #define DPAA\_FD\_ADDRH\_MASK 0x000000ff

FD ADDRH field mask.

### 3.7.3.10 #define DPAA\_FD\_ADDRL\_MASK 0xffffffff

FD ADDRL field mask.

### 3.7.3.11 #define DPAA\_FD\_FORMAT\_MASK 0xe0000000

FD FORMAT field mask.

### 3.7.3.12 #define DPAA\_FD\_OFFSET\_MASK 0x1ff00000

FD OFFSET field mask.

### 3.7.3.13 #define DPAA\_FD\_LENGTH\_MASK 0x000fffff

FD LENGTH field mask.

### 3.7.3.14 #define DPAA\_FD\_GET\_DD( fd ) (((dpaa\_fd\_t \*)fd)->id & DPAA\_FD\_DD\_MASK) >> (31-1))

Macro to get FD DD field.

**3.7.3.15 #define DPAA\_FD\_GET\_PID( *fd* )****Value:**

```
(((((dpaa_fd_t *)fd)->id & DPAA_FD_PID_MASK) >> (31-7)) | \  
     (((dpaa_fd_t *)fd)->id &  
      DPAA_FD_ELIODN_MASK) >> (31-19-6)))
```

Macro to get FD PID field.

**3.7.3.16 #define DPAA\_FD\_GET\_BPID( *fd* ) (((dpaa\_fd\_t \*)fd)->id &  
DPAA\_FD\_BPID\_MASK) >> (31-15))**

Macro to get FD BPID field.

**3.7.3.17 #define DPAA\_FD\_GET\_ADDRH( *fd* ) (((dpaa\_fd\_t \*)fd)->id &  
DPAA\_FD\_ADDRH\_MASK)**

Macro to get FD ADDRH field.

**3.7.3.18 #define DPAA\_FD\_GET\_ADDRL( *fd* ) ((dpaa\_fd\_t \*)fd)->addrl**

Macro to get FD ADDRL field.

**3.7.3.19 #define DPAA\_FD\_GET\_PHYS\_ADDR( *fd* ) ((os\_phys\_ptr)((uint64\_t)DPAA\_F  
D\_GET\_ADDRH(fd) << 32) | (uint64\_t)DPAA\_FD\_GET\_ADDRL(fd)))**

Macro to get FD ADDR field.

**3.7.3.20 #define DPAA\_FD\_GET\_FORMAT( *fd* ) (((dpaa\_fd\_t \*)fd)->length &  
DPAA\_FD\_FORMAT\_MASK) >> (31-2))**

Macro to get FD FORMAT field.

**3.7.3.21 #define DPAA\_FD\_GET\_OFFSET( *fd* ) (((dpaa\_fd\_t \*)fd)->length &  
DPAA\_FD\_OFFSET\_MASK) >> (31-11))**

Macro to get FD OFFSET field.

**DPAA Module API**

**3.7.3.22 #define DPAA\_FD\_GET\_LENGTH( *fd* ) (((dpaa\_fd\_t \*)fd)->length & DPAA\_FD\_LENGTH\_MASK)**

Macro to get FD LENGTH field.

**3.7.3.23 #define DPAA\_FD\_GET\_STATUS( *fd* ) ((dpaa\_fd\_t \*)fd)->status**

Macro to get FD STATUS field.

**3.7.3.24 #define DPAA\_FD\_GET\_ADDR( *fd*, *virt* ) if (osMmuDataPhysToVirtManual(DPAA\_FD\_GET\_PHYS\_ADDR(fd),&virt) != OS\_SUCCESS)  
OS\_ASSERT;**

Macro to get FD ADDR (virtual)

**3.7.3.25 #define DPAA\_FD\_SET\_DD( *fd*, *val* ) (((dpaa\_fd\_t \*)fd)->id = (((dpaa\_fd\_t \*)fd)->id & ~DPAA\_FD\_DD\_MASK) | (((val) << (31-1)) & DPAA\_FD\_DD\_MASK)))**

Macro to set FD DD field.

Macro to set FD PID field or LIODN offset

**3.7.3.26 #define DPAA\_FD\_SET\_BPID( *fd*, *val* ) (((dpaa\_fd\_t \*)fd)->id = (((dpaa\_fd\_t \*)fd)->id & ~DPAA\_FD\_BPID\_MASK) | (((val) << (31-15)) & DPAA\_FD\_BPID\_MASK)))**

Macro to set FD BPID field.

**3.7.3.27 #define DPAA\_FD\_SET\_ADDRH( *fd*, *val* ) (((dpaa\_fd\_t \*)fd)->id = (((dpaa\_fd\_t \*)fd)->id & ~DPAA\_FD\_ADDRH\_MASK) | ((val) & DPAA\_FD\_ADDRH\_MASK)))**

Macro to set FD ADDRH field.

**3.7.3.28 #define DPAA\_FD\_SET\_ADDRL( *fd*, *val* ) ((dpaa\_fd\_t \*)fd)->addrI = (val)**

Macro to set FD ADDRL field.

### 3.7.3.29 #define DPAA\_FD\_SET\_ADDR( *fd*, *val* )

Macro to set FD ADDR field.

### 3.7.3.30 #define DPAA\_FD\_SET\_FORMAT( *fd*, *val* ) (((dpaa\_fd\_t \*)*fd*)->length = (((dpaa\_fd\_t \*)*fd*)->length & ~DPAA\_FD\_FORMAT\_MASK) | (((*val*) << (31-2))& DPAA\_FD\_FORMAT\_MASK))

Macro to set FD FORMAT field.

### 3.7.3.31 #define DPAA\_FD\_SET\_OFFSET( *fd*, *val* ) (((dpaa\_fd\_t \*)*fd*)->length = (((dpaa\_fd\_t \*)*fd*)->length & ~DPAA\_FD\_OFFSET\_MASK) | (((*val*) << (31-11))& DPAA\_FD\_OFFSET\_MASK))

Macro to set FD OFFSET field.

### 3.7.3.32 #define DPAA\_FD\_SET\_LENGTH( *fd*, *val* ) (((dpaa\_fd\_t \*)*fd*)->length = (((dpaa\_fd\_t \*)*fd*)->length & ~DPAA\_FD\_LENGTH\_MASK) | ((*val*) & DPAA\_FD\_LENGTH\_MASK))

Macro to set FD LENGTH field.

### 3.7.3.33 #define DPAA\_FD\_SET\_STATUS( *fd*, *val* ) ((dpaa\_fd\_t \*)*fd*)->status = (*val*)

Macro to set FD STATUS field.

## 3.7.4 Enumeration Type Documentation

### 3.7.4.1 enum dpaa\_sw\_portal\_t

DPAA SW Portals Enumeration.

### 3.7.4.2 enum rx\_store\_response\_t

Possible RxStore callback responses.

Enumerator

**E\_RX\_STORE\_RESPONSE\_PAUSE** Pause invoking callback with received data; in polling mode, start again invoking callback only next time user invokes the receive routine; in interrupt mode, start again invoking callback only next time a receive event triggers an interrupt; in all cases,

## DPAA Module API

received data that are pending are not lost, rather, their processing is temporarily deferred; in all cases, received data are processed in the order in which they were received.

*E\_RX\_STORE\_RESPONSE\_CONTINUE* Continue invoking callback with received data.

### 3.7.4.3 **enum dpaa\_dc\_portal\_t**

DPAA Direct Connect Portals Enumeration.

## 3.7.5 Variable Documentation

### 3.7.5.1 **volatile uint32\_t dpaa\_fd\_t::id**

FD id.

### 3.7.5.2 **volatile uint32\_t dpaa\_fd\_t::addr1**

Data Address.

### 3.7.5.3 **volatile uint32\_t dpaa\_fd\_t::length**

Frame length.

### 3.7.5.4 **volatile uint32\_t dpaa\_fd\_t::status**

FD status.

### 3.7.5.5 **uint8\_t qm\_revision\_info\_t::major\_rev**

Major revision.

### 3.7.5.6 **uint8\_t qm\_revision\_info\_t::minor\_rev**

Minor revision.

### 3.7.5.7 **qm\_rejection\_code\_t qm\_rejected\_frame\_info\_t::rejection\_code**

Rejection code.

**3.7.5.8 uint8\_t qm\_rejected\_frame\_info\_t::cg\_id**

congestion group id

**3.7.5.9 uint8\_t { ... } ::cg\_id**

congestion group id

**3.7.5.10 struct { ... } qm\_rejected\_frame\_info\_t::cg**

rejection parameters when rejectionCode = e\_QM\_RC(CG\_TAILDROP or e\_QM\_RC(CG\_WRED).

**3.7.5.11 struct { ... } ::cg**

rejection parameters when rejectionCode = e\_QM\_RC(CG\_TAILDROP or e\_QM\_RC(CG\_WRED).

**3.7.5.12 uint32\_t qm\_context\_a\_t::res[2]**

reserved size for context-a

**3.7.5.13 uint8\_t qm\_param\_t::guest\_id**

QM Partition Id.

**3.7.5.14 uintptr\_t qm\_param\_t::sw\_portals\_base\_address**

QM Software Portals Base Address (virtual)

**3.7.5.15 uint16\_t qm\_param\_t::liodn**

This value is attached to every transaction initiated by QMan when accessing its private data structures.

**3.7.5.16 uint32\_t qm\_param\_t::total\_num\_of\_fqids**

Total number of frame-queue-ids in the system.

**3.7.5.17 os\_mem\_type qm\_param\_t::fqd\_mem\_partition\_id**

FQD's mem partition id; NOTE: The memory partition must be non-cacheable and no-coherent area.

## DPAA Module API

### **3.7.5.18 os\_mem\_type qm\_param\_t::pfdr\_mem\_partition\_id**

PFDR's mem partition id; NOTE: The memory partition must be non-cacheable and no-coherent area.

### **3.7.5.19 qm\_exceptions\_callback\_t\* qm\_param\_t::f\_exception**

An application callback routine to handle exceptions.

### **3.7.5.20 void\* qm\_param\_t::h\_app**

A handle to an application layer object; This handle will be passed by the driver upon calling the above callbacks.

### **3.7.5.21 os\_hwi\_handle qm\_param\_t::err\_irq**

error interrupt line; NO\_IRQ if interrupts not used

### **3.7.5.22 uint32\_t qm\_param\_t::part\_fqid\_base**

The first frame-queue-id dedicated to this partition.

NOTE: this parameter relevant only when working with multiple partitions.

### **3.7.5.23 uint32\_t qm\_param\_t::part\_num\_of\_fqids**

Number of frame-queue-ids dedicated to this partition.

NOTE: this parameter relevant only when working with multiple partitions.

### **3.7.5.24 uint16\_t qm\_param\_t::part\_cgs\_base**

The first cgr dedicated to this partition.

NOTE: this parameter relevant only when working with multiple partitions.

### **3.7.5.25 uint16\_t qm\_param\_t::part\_num\_of\_cgs**

Number of cgr's dedicated to this partition.

NOTE: this parameter relevant only when working with multiple partitions.

### 3.7.5.26 `uint8_t qm_portal_stash_param_t::stash_dest_queue`

This value is used to direct all stashing transactions initiated on behalf of this software portal to the specific Stashing Request Queues (SRQ)

### 3.7.5.27 `uint8_t qm_portal_stash_param_t::eqcr`

If 0, disabled.

If 1, for every EQCR entry consumed by QMan a new stash transaction is performed. If 2-7, after 2-7 EQCR entries being consumed by QMAN a new stash transaction is performed.

### 3.7.5.28 `bool qm_portal_stash_param_t::eqcr_high_pri`

EQCR entry stash transactions for this software portal will be signaled with higher priority.

### 3.7.5.29 `bool qm_portal_stash_param_t::dqrr`

DQRR entry stash enable/disable.

### 3.7.5.30 `uint16_t qm_portal_stash_param_t::dqrr_liodn`

This value is attached to every transaction initiated by QMan when performing DQRR entry or EQCR\_CI stashing on behalf of this software portal.

### 3.7.5.31 `bool qm_portal_stash_param_t::dqrr_high_pri`

DQRR entry stash transactions for this software portal will be signaled with higher priority.

### 3.7.5.32 `bool qm_portal_stash_param_t::fd_fq`

Dequeued Frame Data, Annotation, and FQ Context Stashing enable/disable.

### 3.7.5.33 `uint16_t qm_portal_stash_param_t::fd_fq_liodn`

This value is attached to every transaction initiated by QMan when performing dequeued frame data and annotation stashing, or FQ context stashing on behalf of this software portal.

## DPAA Module API

### 3.7.5.34 **bool qm\_portal\_stash\_param\_t::fd\_fq\_high\_pri**

Dequeued frame data, annotation, and FQ context stash transactions for this software portal will be signaled with higher priority.

### 3.7.5.35 **bool qm\_portal\_stash\_param\_t::fd\_fq\_drop**

If True, Dequeued frame data, annotation, and FQ context stash transactions for this software portal will be dropped by QMan if the target SRQ is almost full, to prevent QMan sequencer stalling.

Stash transactions that are dropped will result in a fetch from main memory when a core reads the addressed coherency granule. If FALSE, Dequeued frame data, annotation, and FQ context stash transactions for this software portal will never be dropped by QMan. If the target SRQ is full a sequencer will stall until each stash transaction can be completed.

### 3.7.5.36 **uintptr\_t qm\_portal\_param\_t::ce\_base\_address**

Cache-enabled base address (virtual)

### 3.7.5.37 **uintptr\_t qm\_portal\_param\_t::ci\_base\_address**

Cache-inhibited base address (virtual)

### 3.7.5.38 **void\* qm\_portal\_param\_t::h\_qm**

Qm Handle.

### 3.7.5.39 **dpaa\_sw\_portal\_t qm\_portal\_param\_t::sw\_portal\_id**

Portal id.

### 3.7.5.40 **os\_hwi\_handle qm\_portal\_param\_t::irq**

portal interrupt line; used only if useIrq set to TRUE

### 3.7.5.41 **uint16\_t qm\_portal\_param\_t::fd\_liodn\_offset**

liodn to be used for all frames enqueued via this software portal

**3.7.5.42 qm\_received\_frame\_callback\_t\* qm\_portal\_param\_t::f\_dflt\_frame**

this callback will be called unless specific callback assigned to the FQ

**3.7.5.43 qm\_rejected\_frame\_callback\_t\* qm\_portal\_param\_t::f\_rejected\_frame**

this callback will be called for rejected frames.

**3.7.5.44 void\* qm\_portal\_param\_t::h\_app**

a handle to the upper layer; It will be passed by the driver upon calling the CB

**3.7.5.45 void\* qm\_fqr\_congestion\_avoidance\_params\_t::h\_qm\_cg**

A handle to the congestion group.

**3.7.5.46 int8\_t qm\_fqr\_congestion\_avoidance\_params\_t::overhead\_accounting\_length**

For each frame add this number for CG calculation (may be negative), if 0 - disable feature.

**3.7.5.47 uint32\_t qm\_fqr\_congestion\_avoidance\_params\_t::fq\_tail\_drop\_threshold**

if not "0" - enable tail drop on this FQR

**3.7.5.48 void\* qm\_fqr\_params\_t::h\_qm**

A handle to a QM module.

**3.7.5.49 void\* qm\_fqr\_params\_t::h\_qm\_portal**

A handle to a QM Portal Module; will be used only for Create/Free/Modify routines; NOTE : if NULL, assuming affinity.

**3.7.5.50 bool qm\_fqr\_params\_t::init\_parked**

This FQ-Range will be initialize in park state (un-schedule)

**3.7.5.51 bool qm\_fqr\_params\_t::hold\_active**

This FQ-Range can be parked (un-schedule); This affects only on queues destined to software portals.

**3.7.5.52 bool qm\_fqr\_params\_t::avoid\_blocking**

This FQ-Range will be allowed to be suspended from a software portal, and re-scheduled to another software portal servicing the same pool channel, when the DQRR of the first portal becomes full; This affects only on queues destined to software portals via pool channel; NOTE: 'holdActive' must be set to FALSE.

**3.7.5.53 bool qm\_fqr\_params\_t::prefer\_in\_cache**

Prefer this FQ-Range to be in QMAN's internal cache for all states.

**3.7.5.54 bool qm\_fqr\_params\_t::use\_context\_a\_for\_stash**

This FQ-Range will use context A for stash.

**3.7.5.55 uint8\_t qm\_fqr\_params\_t::frame\_annotation\_size**

Size of Frame Annotation to be stashed.

**3.7.5.56 uint8\_t { ... } ::frame\_annotation\_size**

Size of Frame Annotation to be stashed.

**3.7.5.57 uint8\_t qm\_fqr\_params\_t::frame\_data\_size**

Size of Frame Data to be stashed.

**3.7.5.58 uint8\_t { ... } ::frame\_data\_size**

Size of Frame Data to be stashed.

**3.7.5.59 uint8\_t qm\_fqr\_params\_t::fq\_context\_size**

Size of FQ context to be stashed.

**3.7.5.60 uint8\_t { ... } ::fq\_context\_size**

Size of FQ context to be stashed.

**3.7.5.61 uint64\_t qm\_fqr\_params\_t::fq\_context\_addr**

40 bit memory address containing the FQ context information to be stashed; Must be cacheline-aligned

**3.7.5.62 uint64\_t { ... } ::fq\_context\_addr**

40 bit memory address containing the FQ context information to be stashed; Must be cacheline-aligned

**3.7.5.63 qm\_context\_a\_t\* qm\_fqr\_params\_t::context\_a**

context-A field to be written in the FQ structure

**3.7.5.64 qm\_context\_a\_t\* { ... } ::context\_a**

context-A field to be written in the FQ structure

**3.7.5.65 qm\_context\_b\_t\* qm\_fqr\_params\_t::context\_b**

context-B field to be written in the FQ structure; Note that this field may be used for Tx queues only!

**3.7.5.66 qm\_fq\_channel\_t qm\_fqr\_params\_t::channel**

Qm Channel.

**3.7.5.67 uint8\_t qm\_fqr\_params\_t::wq**

Work queue within the channel.

**3.7.5.68 bool qm\_fqr\_params\_t::shadow\_mode**

If TRUE, useForce MUST set to TRUE and numOffqids MUST set to '1'.

**3.7.5.69 uint32\_t qm\_fqr\_params\_t::num\_of\_fqids**

number of fqids to be allocated

**3.7.5.70 bool qm\_fqr\_params\_t::use\_force**

TRUE - force allocation of specific fqids; FALSE - allocate several fqids.

## DPAA Module API

### **3.7.5.71 uint32\_t qm\_fqr\_params\_t::align**

The first FQID alignment desired.

will be used if useForce=FALSE

### **3.7.5.72 uint32\_t { ... } ::align**

The first FQID alignment desired.

will be used if useForce=FALSE

### **3.7.5.73 uint32\_t qm\_fqr\_params\_t::fqid**

the fqid base of the forced fqids.

will be used if useForce=TRUE

### **3.7.5.74 uint32\_t { ... } ::fqid**

the fqid base of the forced fqids.

will be used if useForce=TRUE

### **3.7.5.75 bool qm\_fqr\_params\_t::congestion\_avoidance\_enable**

TRUE to enable congestion avoidance mechanism.

### **3.7.5.76 qm\_fqr\_congestion\_avoidance\_params\_t qm\_fqr\_params\_t::congestion\_avoidance\_params**

Parameters for congestion avoidance.

### **3.7.5.77 qm\_fqr\_mod\_opt\_t qm\_fqr\_modify\_params\_t::mod\_options**

the flags that represent the modification that are required to be done for the FQR

### **3.7.5.78 bool qm\_fqr\_modify\_params\_t::hold\_active**

This option maybe used when 'modOptions' set with QM\_FQR\_MOD\_OPT\_HOLD\_ACTIVE; This F-Q-Range can be parked (un-schedule); This affects only on queues destined to software portals.

**3.7.5.79 bool qm\_fqr\_modify\_params\_t::avoid\_blocking**

This option maybe used when 'modOptions' set with QM\_FQR\_MOD\_OPT\_AVOID\_BLOCKING; This FQ-Range will be allow to be suspended from a software portal, and re-scheduled to another software portal servicing the same pool channel, when the DQRR of the first portal becomes full; This affects only on queues destined to software portals via pool channel; NOTE: 'holdActive' must be FALSE.

**3.7.5.80 bool qm\_fqr\_modify\_params\_t::prefer\_in\_cache**

Prefer this FQ-Range to be in QMAN's internal cache for all states.

**3.7.5.81 bool qm\_fqr\_modify\_params\_t::use\_context\_a\_for\_stash**

This FQ-Range will use context A for stash.

**3.7.5.82 uint8\_t qm\_fqr\_modify\_params\_t::frame\_annotation\_size**

Size of Frame Annotation to be stashed.

**3.7.5.83 uint8\_t { ... } ::frame\_annotation\_size**

Size of Frame Annotation to be stashed.

**3.7.5.84 uint8\_t qm\_fqr\_modify\_params\_t::frame\_data\_size**

Size of Frame Data to be stashed.

**3.7.5.85 uint8\_t { ... } ::frame\_data\_size**

Size of Frame Data to be stashed.

**3.7.5.86 uint8\_t qm\_fqr\_modify\_params\_t::fq\_context\_size**

Size of FQ context to be stashed.

**3.7.5.87 uint8\_t { ... } ::fq\_context\_size**

Size of FQ context to be stashed.

**3.7.5.88 uint64\_t qm\_fqr\_modify\_params\_t::fq\_context\_addr**

40 bit memory address containing the FQ context information to be stashed; Must be cacheline-aligned

**3.7.5.89 uint64\_t { ... } ::fq\_context\_addr**

40 bit memory address containing the FQ context information to be stashed; Must be cacheline-aligned

**3.7.5.90 qm\_context\_a\_t qm\_fqr\_modify\_params\_t::context\_a**

context-A field to be written in the FQ structure

**3.7.5.91 qm\_context\_a\_t { ... } ::context\_a**

context-A field to be written in the FQ structure

**3.7.5.92 qm\_context\_b\_t qm\_fqr\_modify\_params\_t::context\_b**

context-B field to be written in the FQ structure; Note that this field may be used for Tx queues only!

**3.7.5.93 qm\_fq\_channel\_t qm\_fqr\_modify\_params\_t::channel**

Qm Channel.

**3.7.5.94 uint8\_t qm\_fqr\_modify\_params\_t::wq**

Work queue within the channel.

**3.7.5.95 bool qm\_fqr\_modify\_params\_t::congestion\_avoidance\_enable**

This option maybe used when 'modOptions' set with DPAPORT\_Q\_MOD\_OPT\_QM(CG); TRUE to enable congestion avoidance mechanism.

**3.7.5.96 qm\_fqr\_congestion\_avoidance\_params\_t qm\_fqr\_modify\_params\_t::congestion\_avoidance\_params**

Parameters for congestion avoidance.

**3.7.5.97 `qm_fqr_drained_completion_cb_t* qm_fqr_modify_params_t::f_completion_cb`**

Pointer to a completion callback to be used in non-blocking mode; NOTE: If interrupts are disabled (i.e. polling mode) than f\_completion\_cb should be passed and user should call the portal poll function. If interrupts are enabled than f\_completion\_cb should be NULL.

**3.7.5.98 `bool qm_fqr_modify_params_t::deliver_frame`**

TRUE for deliver the drained frames to the user; FALSE for not deliver the frames.

**3.7.5.99 `qm_received_frame_callback_t* qm_fqr_modify_params_t::f_callback`**

Pointer to a callback to handle the delivered frames.

**3.7.5.100 `void* qm_fqr_modify_params_t::h_app`**

User's application descriptor.

**3.7.5.101 `uint32_t qm_cg_wred_curve_t::max_th`**

minimum threshold - below this level all packets are rejected (approximated to be expressed as  $x*2^y$  due to HW implementation)

**3.7.5.102 `uint32_t qm_cg_wred_curve_t::min_th`**

minimum threshold - below this level all packets are accepted (approximated due to HW implementation)

**3.7.5.103 `uint8_t qm_cg_wred_curve_t::probability_denominator`**

1-64, the fraction of packets dropped when the average queue depth is at the maximum threshold. (approximated due to HW implementation).

**3.7.5.104 `void* qm_cg_params_t::h_qm`**

A handle to a QM module.

**3.7.5.105 `void* qm_cg_params_t::h_qm_portal`**

A handle to a QM Portal Module; will be used for Init, Free and as an interrupt destination for cg state change (if CgStateChangeEnable = TRUE)

## DPAA Module API

### 3.7.5.106 **bool qm\_cg\_params\_t::frame\_count**

TRUE for frame count, FALSE - byte count.

### 3.7.5.107 **bool qm\_cg\_params\_t::wred\_enable**

if TRUE - WRED enabled.

Each color is enabled independently so that some colors may use WRED, but others may use Tail drop - if enabled, or none.

### 3.7.5.108 **qm\_cg\_wred\_params\_t qm\_cg\_params\_t::wred\_params**

WRED parameters, relevant if wredEnable = TRUE.

### 3.7.5.109 **bool qm\_cg\_params\_t::tail\_drop\_enable**

if TRUE - Tail drop enabled

### 3.7.5.110 **uint32\_t qm\_cg\_params\_t::threshold**

If Tail drop - used as Tail drop threshold, otherwise 'threshold' may still be used to receive notifications when threshold is passed.

If threshold and f\_Exception are set, interrupts are automatically set by driver.

### 3.7.5.111 **bool qm\_cg\_params\_t::notify\_dc\_portal**

Relevant if this CG receives enqueues from a DC portal (NOTE only FMan portals!).

TRUE to notify the DC portal, FALSE to notify this SW portal.

### 3.7.5.112 **dpaa\_dc\_portal\_t qm\_cg\_params\_t::dc\_portal\_id**

relevant if notifyDcPortal=TRUE - DC Portal id

### 3.7.5.113 **qm\_exceptions\_callback\_t\* qm\_cg\_params\_t::f\_exception**

relevant and mandatory if threshold is configured and notifyDcPortal = FALSE.

If threshold and f\_Exception are set, interrupts are automatically set by driver

### 3.7.5.114 void\* qm\_cg\_params\_t::h\_app

A handle to the application layer, will be passed as argument to f\_Exception.

## 3.7.6 Buffer Manager Module API

### 3.7.6.1 Overview

BMAN API file.

BMAN initialize.

#### Modules

- [Buffer Manager General](#)
- [BM-Pool API](#)
- [BMAN portal Unit](#)

### 3.7.6.2 Buffer Manager General

#### 3.7.6.2.1 Overview

BM (common) Runtime control unit API functions, definitions and enums.

BM General Initialization Unit

#### Modules

- [Buffer Manager General Runtime](#)
- [Buffer Manager General Initialization](#)

### 3.7.6.2.2 Buffer Manager General Runtime

#### 3.7.6.2.2.1 Overview

/\* /\*\*

BM (common) Runtime control unit API functions, definitions and enums.

#### Enumerations

- enum [bm\\_counters\\_t](#) { [BM\\_COUNTERS\\_FBPR](#) = 0 }

## DPAA Module API

### Functions

- `uint32_t bmCounterGet (void *h_bm, bm_counters_t counter)`

#### 3.7.6.2.2.2 Enumeration Type Documentation

##### 3.7.6.2.2.2.1 enum `bm_counters_t`

enum for defining BM counters

Enumerator

**`BM_COUNTERS_FBPR`** Total Free Buffer Proxy Record (FBPR) Free Pool Count in external memory.

#### 3.7.6.2.2.3 Function Documentation

##### 3.7.6.2.2.3.1 `uint32_t bmCounterGet ( void * h_bm, bm_counters_t counter )`

Reads one of the BM counters.

Parameters

in	<code>h_Bm</code>	- A handle to the BM Module.
in	<code>counter</code>	- The requested counter.

Returns

Counter's current value.

#### 3.7.6.2.3 Buffer Manager General Initialization

##### 3.7.6.2.3.1 Overview

BM General Initialization Unit

### Data Structures

- struct `bm_param_t`
- struct `bm_revision_info_t`

### Typedefs

- `typedef void( bmExceptionsCallback )(void *h_app, bm_exceptions_t exception)`

## Enumerations

- enum `bm_exceptions_t` {
 `E_BM_EX_MEMORY_ACCESS_INT` = 0, `E_BM_EX_MEMORY_CORRUPTION`, `E_BM_EX_INVALID_COMMAND`,  
`E_BM_EX_FBPR_THRESHOLD`, `E_BM_EX_SINGLE_ECC`, `E_BM_EX_MULTI_ECC`,  
`E_BM_EX_POOLS_AVAIL_STATE` }

## Functions

- `void * bmConfig (bm_param_t *bm_param)`
- `os_status bmInit (void *h_bm)`
- `os_status bmFree (void *h_bm)`
- `os_status bmRevisionGet (void *h_bm, bm_revision_info_t *bm_revision_info)`
- `void bmErrorIsr (void *h_bm)`
- `os_status bmFbprThresholdConfig (void *h_bm, uint32_t threshold)`

### 3.7.6.2.3.2 Data Structure Documentation

#### 3.7.6.2.3.2.1 struct `bm_param_t`

structure representing BM initialization parameters

#### Data Fields

- `uint8_t guest_id`
- `uint16_t liodn`
- `uint32_t total_num_of_buffers`
- `uint32_t fbpr_mem_partition_id`
- `bmExceptionsCallback * f_exception`
- `void * h_app`
- `os_hwi_handle err_irq`
- `uint8_t part_bpid_base`
- `uint8_t part_num_of_pools`

#### 3.7.6.2.3.2.2 Field Documentation

##### 3.7.6.2.3.2.3 `uint8_t bm_param_t::guest_id`

BM Partition Id.

##### 3.7.6.2.3.2.4 `uint16_t bm_param_t::liodn`

This value is attached to every transaction initiated by BMan when accessing its private data structures LIODN\_EXT should be used if LIODN is configured externally to DSP NOTE: this parameter relevant only for BM in master mode ('guest\_id'=DSP\_DPAA\_MASTER\_ID).

##### 3.7.6.2.3.2.5 `uint32_t bm_param_t::total_num_of_buffers`

Total number of buffers NOTE: this parameter relevant only for BM in master mode ('guest\_id'=DSP\_DPAA\_MASTER\_ID).

## DPAA Module API

### 3.7.6.2.3.2.6 `uint32_t bm_param_t::fbpr_mem_partition_id`

FBPR's mem partition id; NOTE: The memory partition must be non-cacheable and no-coherent area.  
NOTE: this parameter relevant only for BM in master mode ('guest\_id'=DSP\_DPAA\_MASTER\_ID).

### 3.7.6.2.3.2.7 `bmExceptionsCallback* bm_param_t::f_exception`

An application callback routine to handle exceptions.

NOTE: this parameter relevant only for BM in master mode ('guest\_id'=DSP\_DPAA\_MASTER\_ID).

### 3.7.6.2.3.2.8 `void* bm_param_t::h_app`

A handle to an application layer object; This handle will be passed by the driver upon calling the above callbacks.

NOTE: this parameter relevant only for BM in master mode ('guest\_id'=DSP\_DPAA\_MASTER\_ID).

### 3.7.6.2.3.2.9 `os_hwi_handle bm_param_t::err_irq`

BM error interrupt line; NO\_IRQ if interrupts not used.

NOTE: this parameter relevant only for BM in master mode ('guest\_id'=DSP\_DPAA\_MASTER\_ID).

### 3.7.6.2.3.2.10 `uint8_t bm_param_t::part_bpid_base`

The first buffer-pool-id dedicated to this partition.

NOTE: this parameter relevant only when working with multiple partitions.

### 3.7.6.2.3.2.11 `uint8_t bm_param_t::part_num_of_pools`

Number of Pools dedicated to this partition.

NOTE: this parameter relevant only when working with multiple partitions.

### 3.7.6.2.3.2.12 `struct bm_revision_info_t`

structure for returning revision information

#### Data Fields

- `uint8_t major_rev`
- `uint8_t minor_rev`

### 3.7.6.2.3.2.13 Field Documentation

### 3.7.6.2.3.2.14 `uint8_t bm_revision_info_t::major_rev`

Major revision.

### 3.7.6.2.3.2.15 `uint8_t bm_revision_info_t::minor_rev`

Minor revision.

### 3.7.6.2.3.3 Typedef Documentation

#### 3.7.6.2.3.3.1 `typedef void( bmExceptionsCallback)(void *h_app, bm_exceptions_t exception)`

Exceptions user callback routine, will be called upon an exception passing the exception identification.

Parameters

<code>in</code>	<code>h_app</code>	- User's application descriptor.
<code>in</code>	<code>exception</code>	- The exception.

### 3.7.6.2.3.4 Enumeration Type Documentation

#### 3.7.6.2.3.4.1 `enum bm_exceptions_t`

BM Exceptions.

Enumerator

- `E_BM_EX_MEMORY_ACCESS_INT` External memory access interrupt.
- `E_BM_EX_MEMORY_CORRUPTION` External memory corruption interrupt.
- `E_BM_EX_INVALID_COMMAND` Invalid Command Verb Interrupt.
- `E_BM_EX_FBPR_THRESHOLD` FBPR Low Watermark Interrupt.
- `E_BM_EX_SINGLE_ECC` Single Bit ECC Error Interrupt.
- `E_BM_EX_MULTI_ECC` Multi Bit ECC Error Interrupt.
- `E_BM_EX_POOLS_AVAIL_STATE` Buffer pool availability state change interrupt.

### 3.7.6.2.3.5 Function Documentation

#### 3.7.6.2.3.5.1 `void* bmConfig ( bm_param_t * bm_param )`

Creates descriptor for the BM module and initializes the BM module.

The routine returns a handle (descriptor) to the BM object. This descriptor must be passed as first parameter to all other BM function calls.

Parameters

## DPAA Module API

in	<i>p_BmParam</i>	- A pointer to data structure of parameters
----	------------------	---

Returns

Handle to BM object, or NULL for Failure.

### 3.7.6.2.3.5.2 os\_status bmInit ( void \* *h\_bm* )

Initializes the BM module

Parameters

in	<i>h_Bm</i>	- A handle to the BM module
----	-------------	-----------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following BM\_Config().

### 3.7.6.2.3.5.3 os\_status bmFree ( void \* *h\_bm* )

Frees all resources that were assigned to BM module.

Calling this routine invalidates the descriptor.

Parameters

in	<i>h_Bm</i>	- A handle to the BM module
----	-------------	-----------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

### 3.7.6.2.3.5.4 os\_status bmRevisionGet ( void \* *h\_bm*, bm\_revision\_info\_t \* *bm\_revision\_info* )

Returns the BM revision

## Parameters

in	<i>h_bm</i>	A handle to a BM Module.
out	<i>p_Bm</i> <i>RevisionInfo</i>	A structure of revision information parameters.

## Returns

OS\_SUCCESS on success; Error code otherwise.

## Warning

Allowed only following QM\_Init().

**3.7.6.2.3.5.5 void bmErrorIsr ( void \* *h\_bm* )**

BM interrupt-service-routine for errors.

## Parameters

in	<i>h_Bm</i>	- A handle to the BM Module.
----	-------------	------------------------------

## Warning

Allowed only following BM\_Init(). NOTE: this parameter relevant only for BM in master mode (i.e. 'guest\_id'=DSP\_DPAA\_MASTER\_ID).

**3.7.6.2.3.5.6 os\_status bmFbprThresholdConfig ( void \* *h\_bm*, uint32\_t *threshold* )**

Change the fbpr threshold from its default configuration [DEFAULT\_FBPR\_THRESHOLD]. An interrupt if enables is asserted when the number of FBPRs is below this threshold. NOTE: this parameter relevant only for BM in master mode ('guest\_id'=DSP\_DPAA\_MASTER\_ID).

## Parameters

in	<i>h_Bm</i>	- A handle to the BM module
in	<i>threshold</i>	- threshold value.

## Returns

OS\_SUCCESS on success; Error code otherwise.

## Warning

Allowed only following BM\_Config() and before BM\_Init().

## DPAA Module API

### 3.7.6.3 BM-Pool API

#### 3.7.6.3.1 Overview

BM-Pool API functions, definitions and enums.

BM-Pool Unit

#### Modules

- [BM-Pool Runtime Control Unit](#)
- [BM-Pool Initialization Unit](#)

#### 3.7.6.3.2 BM-Pool Runtime Control Unit

##### 3.7.6.3.2.1 Overview

BM-Pool Runtime unit API functions, definitions and enums.

#### Enumerations

- enum [bm\\_pool\\_counters\\_t](#) { [BM\\_POOL\\_COUNTERS\\_CONTENT](#) = 0, [BM\\_POOL\\_COUNTERS\\_SW\\_DEPLETION](#), [BM\\_POOL\\_COUNTERS\\_HW\\_DEPLETION](#) }

#### Functions

- [uint8\\_t bmPoolIdGet \(void \\*bm\\_pool\)](#)
- [void \\* bmPoolBufferContextGet \(void \\*bm\\_pool, void \\*buff\)](#)
- [void \\* bmPoolPhysToVirt \(void \\*bm\\_pool, os\\_phys\\_ptr addr\)](#)
- [os\\_phys\\_ptr bmPoolVirtToPhys \(void \\*bm\\_pool, void \\*buff\)](#)
- [uint32\\_t bmPOOLCounterGet \(void \\*bm\\_pool, \[bm\\\_pool\\\_counters\\\_t\]\(#\) counter\)](#)
- [void \\* bmPoolBufGet \(void \\*bm\\_pool, void \\*bm\\_portal\)](#)
- [os\\_status bmPoolBufPut \(void \\*bm\\_pool, void \\*bm\\_portal, void \\*buff\)](#)

#### 3.7.6.3.2.2 Enumeration Type Documentation

##### 3.7.6.3.2.2.1 enum [bm\\_pool\\_counters\\_t](#)

enum for defining BM Pool counters

Enumerator

[BM\\_POOL\\_COUNTERS\\_CONTENT](#) number of free buffers for a particular pool

[BM\\_POOL\\_COUNTERS\\_SW\\_DEPLETION](#) number of times pool entered sw depletion

[BM\\_POOL\\_COUNTERS\\_HW\\_DEPLETION](#) number of times pool entered hw depletion

#### 3.7.6.3.2.3 Function Documentation

##### 3.7.6.3.2.3.1 [uint8\\_t bmPoolIdGet \( void \\* \*bm\\_pool\* \)](#)

return a buffer pool id.

**DPAA Module API**

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-pool
----	-----------------	-------------------------

Returns

Pool ID.

**3.7.6.3.2.3.2 void\* bmPoolBufferContextGet ( void \* *bm\_pool*, void \* *buff* )**

Returns the user's private context that should be associated with the buffer.

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-pool
in	<i>p_Buff</i>	- A Pointer to the buffer

Returns

user's private context.

**3.7.6.3.2.3.3 void\* bmPoolPhysToVirt ( void \* *bm\_pool*, os\_phys\_ptr *addr* )**

Translates a physical address to the matching virtual address.

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-pool
in	<i>addr</i>	- The physical address to translate

Returns

Virtual address.

**3.7.6.3.2.3.4 os\_phys\_ptr bmPoolVirtToPhys ( void \* *bm\_pool*, void \* *buff* )**

Translates a virtual address to the matching physical address.

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-pool
in	<i>addr</i>	- The virtual address to translate

Returns

Physical address.

#### 3.7.6.3.2.3.5 `uint32_t bmPOOLCounterGet ( void * bm_pool, bm_pool_counters_t counter )`

Reads one of the BM Pool counters.

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-pool
in	<i>counter</i>	- The requested counter.

Returns

Counter's current value.

#### 3.7.6.3.2.3.6 `void* bmPoolBufGet ( void * bm_pool, void * bm_portal )`

Allocate buffer from a buffer pool.

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-pool
in	<i>h_BmPortal</i>	- A handle to a BM Portal Module; NOTE : if NULL, assuming affinity.

Returns

A Pointer to the allocated buffer.

#### 3.7.6.3.2.3.7 `os_status bmPoolBufPut ( void * bm_pool, void * bm_portal, void * buff )`

Deallocate buffer to a buffer pool.

## DPAA Module API

### Parameters

in	<i>h_BmPool</i>	- A handle to a BM-pool
in	<i>h_BmPortal</i>	- A handle to a BM Portal Module; NOTE : if NULL, assuming affinity.
in	<i>p_Buff</i>	- A Pointer to the buffer.

### Returns

OS\_SUCCESS on success; Error code otherwise.

### 3.7.6.3.3 BM-Pool Initialization Unit

#### 3.7.6.3.3.1 Overview

BM-Pool Initialization Unit

#### Data Structures

- struct `buffer_pool_info_t`
- struct `bm_pool_param_t`

#### Typedefs

- typedef void \* `phys_to_virt_t` (os\_phys\_ptr addr)
- typedef os\_phys\_ptr `virt_to_phys_t` (void \*addr)
- typedef void( `bm_depletion_callback_t`)(void \*h\_app, bool in)

#### Functions

- void \* `bmPoolConfig` (`bm_pool_param_t` \*bm\_pool\_param)
- os\_status `bmPoolInit` (void \*bm\_pool)
- os\_status `bmPoolBpidConfig` (void \*bm\_pool, uint8\_t bpid)
- os\_status `bmPoolDepletionConfig` (void \*bm\_pool, `bm_depletion_callback_t` \*depletion, uint32\_t thresholds[`MAX_DEPLETION_THRESHOLDS`])
- os\_status `bmPoolStockpileConfig` (void \*bm\_pool, uint16\_t max\_buffers, uint16\_t min\_buffers)
- os\_status `bmPoolBuffContextModeConfig` (void \*bm\_pool, bool en)
- os\_status `bmPoolFree` (void \*bm\_pool)

#### BM Pool Depletion Thresholds macros

The thresholds are represent by an array of size `MAX_DEPLETION_THRESHOLDS`. Use the following macros to access the appropriate location in the array.

- #define `BM_POOL_DEP_THRESH_SW_ENTRY` 0
- #define `BM_POOL_DEP_THRESH_SW_EXIT` 1
- #define `BM_POOL_DEP_THRESH_HW_ENTRY` 2
- #define `BM_POOL_DEP_THRESH_HW_EXIT` 3
- #define `MAX_DEPLETION_THRESHOLDS` 4

### 3.7.6.3.3.2 Data Structure Documentation

#### 3.7.6.3.3.2.1 struct buffer\_pool\_info\_t

Buffer Pool Information Structure.

##### Data Fields

- uint16\_t `buffer_size`
- `phys_to_virt_t* phys_to_virt`
- `virt_to_phys_t* virt_to_phys`

#### 3.7.6.3.3.2.2 Field Documentation

##### 3.7.6.3.3.2.3 uint16\_t buffer\_pool\_info\_t::buffer\_size

Buffer size (in bytes)

##### 3.7.6.3.3.2.4 phys\_to\_virt\_t\* buffer\_pool\_info\_t::phys\_to\_virt

User callback to translate pool buffers physical addresses to virtual addresses.

##### 3.7.6.3.3.2.5 virt\_to\_phys\_t\* buffer\_pool\_info\_t::virt\_to\_phys

User callback to translate pool buffers virtual addresses to physical addresses.

#### 3.7.6.3.3.2.6 struct bm\_pool\_param\_t

structure representing BM Pool initialization parameters

##### Data Fields

- void \* `bm`
- void \* `bm_portal`
- void \* `h_app`
- bool `shadow_mode`
- uint8\_t `bpid`

#### 3.7.6.3.3.2.7 Field Documentation

##### 3.7.6.3.3.2.8 void\* bm\_pool\_param\_t::bm

A handle to a BM Module.

##### 3.7.6.3.3.2.9 void\* bm\_pool\_param\_t::bm\_portal

A handle to a BM Portal Module.

will be used only for Init and Free routines. NOTE: if NULL, assuming affinity

##### 3.7.6.3.3.2.10 void\* bm\_pool\_param\_t::h\_app

opaque user value passed as a parameter to callbacks

## DPAA Module API

### 3.7.6.3.3.2.11 **bool bm\_pool\_param\_t::shadow\_mode**

If TRUE, num\_of\_buffers will be set to '0'.

### 3.7.6.3.3.2.12 **uint8\_t bm\_pool\_param\_t::bpid**

index of the shadow buffer pool (0-BM\_MAX\_NUM\_OF\_POOLS).

valid only if shadow\_mode='TRUE'.

### 3.7.6.3.3 Macro Definition Documentation

#### 3.7.6.3.3.1 **#define BM\_POOL\_DEP\_THRESH\_SW\_ENTRY 0**

BMAN pool software depletion entry.

#### 3.7.6.3.3.2 **#define BM\_POOL\_DEP\_THRESH\_SW\_EXIT 1**

BMAN pool software depletion exit.

#### 3.7.6.3.3.3 **#define BM\_POOL\_DEP\_THRESH\_HW\_ENTRY 2**

BMAN pool hardware depletion entry.

#### 3.7.6.3.3.4 **#define BM\_POOL\_DEP\_THRESH\_HW\_EXIT 3**

BMAN pool hardware depletion exit.

#### 3.7.6.3.3.5 **#define MAX\_DEPLETION\_THRESHOLDS 4**

depletion array size

### 3.7.6.3.3.4 Typedef Documentation

#### 3.7.6.3.3.4.1 **typedef void\* phys\_to\_virt\_t(os\_phys\_ptr addr)**

Translates a physical address to the matching virtual address.

Parameters

in	addr	- The physical address to translate.
----	------	--------------------------------------

Returns

Virtual address.

#### 3.7.6.3.3.4.2 **typedef os\_phys\_ptr virt\_to\_phys\_t(void \*addr)**

Translates a virtual address to the matching physical address.

## DPAA Module API

Parameters

in	<i>addr</i>	- The virtual address to translate.
----	-------------	-------------------------------------

Returns

Physical address.

### 3.7.6.3.3.4.3 **typedef void( bm\_depletion\_callback\_t)(void \*h\_app, bool in)**

This callback type is used when handling pool depletion entry/exit.

User provides this function. Driver invokes it.

Parameters

in	<i>h_app</i>	- User's application descriptor.
in	<i>in</i>	- TRUE when entered depletion state FALSE when exit the depletion state.

### 3.7.6.3.3.5 Function Documentation

#### 3.7.6.3.3.5.1 **void\* bmPoolConfig ( bm\_pool\_param\_t \* bm\_pool\_param )**

Creates descriptor for the BM Pool;

The routine returns a handle (descriptor) to the BM Pool object.

Parameters

in	<i>p_BmPoolParam</i>	- A pointer to data structure of parameters
----	----------------------	---

Returns

Handle to BM Portal object, or NULL for Failure.

#### 3.7.6.3.3.5.2 **os\_status bmPoolInit ( void \* bm\_pool )**

Initializes a BM-Pool module

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-Pool module
----	-----------------	--------------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

#### 3.7.6.3.3.5.3 **os\_status bmPoolBpidConfig ( void \* *bm\_pool*, uint8\_t *bpid* )**

Config a specific pool id rather than dynamic pool id.

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-Pool module
in	<i>bpid</i>	- index of the buffer pool (0-BM_MAX_NUM_OF_POOLS).

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following BM\_POOL\_Config() and before BM\_POOL\_Init().

#### 3.7.6.3.3.5.4 **os\_status bmPoolDepletionConfig ( void \* *bm\_pool*, bm\_depletion\_callback\_t \* *depletion*, uint32\_t *thresholds*[MAX\_DEPLETION\_THRESHOLDS] )**

Config depletion-entry/exit thresholds and callback.

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-Pool module
in	<i>f_depletion</i>	- depletion-entry/exit callback.
in	<i>thresholds</i>	- depletion-entry/exit thresholds.

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following BM\_POOL\_Config() and before BM\_POOL\_Init(); Allowed only if shadow\_mode='FALSE'. Allowed only if BM in master mode ('guest\_id'=DSP\_DPAA\_MASTER\_ID), or the BM is in guest mode BUT than this routine will invoke IPC call to the master.

## DPAA Module API

### 3.7.6.3.3.5.5 **os\_status bmPoolStockpileConfig ( void \* *bm\_pool*, uint16\_t *max\_buffers*, uint16\_t *min\_buffers* )**

Config software stockpile.

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-Pool module
in	<i>maxBuffers</i>	- the software data structure size saved for stockpile; when reached this value, release to hw command performed.
in	<i>minBuffers</i>	- if current capacity is equal or lower then this value, acquire from hw command performed.

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following BM\_POOL\_Config() and before BM\_POOL\_Init().

### 3.7.6.3.3.5.6 **os\_status bmPoolBuffContextModeConfig ( void \* *bm\_pool*, bool *en* )**

Configure the BM pool to enable/disable buffer-context; If buffer context is enabled than for each buffer the driver gets from the f\_Get function it will put the context as the prefix of the pointer data. the prefix room should be larger than sizeof(void\*); Calling this routine will change the driver from its default [D←EFAUTL\_BUFFER\_CONTEXT].

Parameters

in	<i>h_BmPool</i>	- A handle to a BM-Pool module
in	<i>en</i>	- enable/disable buffer context mode

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following BM\_POOL\_Config() and before BM\_POOL\_Init().

### 3.7.6.3.3.5.7 **os\_status bmPoolFree ( void \* *bm\_pool* )**

Frees all resources that were assigned to BM Pool module.

Calling this routine invalidates the descriptor.

## Parameters

in	<i>h_BmPool</i> - BM Pool module descriptor
----	---

## Returns

OS\_SUCCESS on success; Error code otherwise.

### 3.7.6.4 BMAN portal Unit

#### 3.7.6.4.1 Overview

BMAN portal API.

#### Modules

- [BM-Portal Initialization Unit](#)

#### 3.7.6.4.2 BM-Portal Initialization Unit

##### 3.7.6.4.2.1 Overview

BM-Portal Initialization Unit

#### Data Structures

- [struct bm\\_portal\\_params\\_t](#)

#### Functions

- [void \\* bmPortalConfig \(bm\\_portal\\_params\\_t \\*bm\\_portal\\_param\)](#)
- [os\\_status bmPortalInit \(void \\*bm\\_portal\)](#)
- [os\\_status bmPortalFree \(void \\*bm\\_portal\)](#)
- [os\\_status bmPortalConfigMemAttr \(void \\*bm\\_portal, uint32\\_t hw\\_ext\\_structs\\_mem\\_attr\)](#)

#### 3.7.6.4.2.2 Data Structure Documentation

##### 3.7.6.4.2.2.1 struct bm\_portal\_params\_t

BMAN global control flags.

structure representing BM Portal initialization parameters

#### Data Fields

- [uintptr\\_t ce\\_base\\_address](#)
- [uintptr\\_t ci\\_base\\_address](#)
- [void \\* h\\_bm](#)
- [dpaa\\_sw\\_portal\\_t sw\\_portal\\_id](#)
- [os\\_hwi\\_handle irq](#)

**DPAA Module API****3.7.6.4.2.2.2 Field Documentation****3.7.6.4.2.2.3 uintptr\_t bm\_portal\_params\_t::ce\_base\_address**

Cache-enabled base address (virtual)

**3.7.6.4.2.2.4 uintptr\_t bm\_portal\_params\_t::ci\_base\_address**

Cache-inhibited base address (virtual)

**3.7.6.4.2.2.5 void\* bm\_portal\_params\_t::h\_bm**

Bm Handle.

**3.7.6.4.2.2.6 dpaa\_sw\_portal\_t bm\_portal\_params\_t::sw\_portal\_id**

Portal id.

**3.7.6.4.2.2.7 os\_hwi\_handle bm\_portal\_params\_t::irq**

portal interrupt line; NO\_IRQ if interrupts not used

**3.7.6.4.2.3 Function Documentation****3.7.6.4.2.3.1 void\* bmPortalConfig ( bm\_portal\_params\_t \* *bm\_portal\_param* )**

Creates descriptor for the BM Portal;

The routine returns a handle (descriptor) to a BM-Portal object; This descriptor must be passed as first parameter to all other BM-Portal function calls. No actual initialization or configuration of BM-Portal hardware is done by this routine.

Parameters

in	<i>p_BmPortalParam</i>	- Pointer to data structure of parameters
----	------------------------	---

Return values

<i>Handle</i>	to a BM-Portal object, or NULL for Failure.
---------------	---

**3.7.6.4.2.3.2 os\_status bmPortallInit ( void \* *bm\_portal* )**

Initializes a BM-Portal module

Parameters

in	<i>bm_portal</i>	- A handle to a BM-Portal module
----	------------------	----------------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

#### 3.7.6.4.2.3.3 os\_status bmPortalFree ( void \* *bm\_portal* )

Frees all resources that were assigned to BM Portal module.

Calling this routine invalidates the descriptor.

Parameters

in	<i>bm_portal</i>	- BM Portal module descriptor
----	------------------	-------------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

#### 3.7.6.4.2.3.4 os\_status bmPortalConfigMemAttr ( void \* *bm\_portal*, uint32\_t *hw\_ext\_structs\_mem\_attr* )

Change the memory attributes from its default configuration [DEFAULT\_MEM\_ATTR].

Parameters

in	<i>bm_portal</i>	- A handle to a BM-Portal module
in	<i>hw_ext_structs_mem_attr</i>	- memory attributes (cache/non-cache, etc.)

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following [bmPortalConfig\(\)](#) and before [bmPortalInit\(\)](#).

## DPAA Module API

### 3.7.7 Queue Manager Module API

#### 3.7.7.1 Overview

QM API functions, definitions and enums.

#### Modules

- [QM General API](#)
- [QM-Portal API](#)
- [QM Frame-Queue-Range API](#)
- [QM Congestion Group API](#)

#### 3.7.7.2 QM General API

##### 3.7.7.2.1 Overview

QM common API functions, definitions and enums.

QM general API functions, definitions and enums.

#### Modules

- [QM General Initialization](#)
- [QM General Runtime](#)

#### 3.7.7.2.2 QM General Initialization

##### 3.7.7.2.2.1 Overview

QM General Initialization

#### Data Structures

- struct [qm\\_dc\\_portal\\_params\\_t](#)
- struct [qm\\_revision\\_info\\_t](#)
- struct [qm\\_rejected\\_frame\\_info\\_t](#)
- struct [qm\\_context\\_a\\_t](#)
- struct [qm\\_param\\_t](#)

#### Typedefs

- typedef void( [qm\\_exceptions\\_callback\\_t](#) )(void \*h\_app, [qm\\_exceptions\\_t](#) exception)
- typedef [rx\\_store\\_response\\_t](#)( [qm\\_received\\_frame\\_callback\\_t](#) )(void \*h\_app, void \*qm\_fqr, void \*qm\_portal, uint32\_t fqid\_offset, [dpaa\\_fd\\_t](#) \*frame)
- typedef os\_status( [qm\\_fqr\\_drained\\_completion\\_cb\\_t](#) )(void \*h\_app, void \*qm\_fqr)

- `typedef rx_store_response_t( qm_rejected_frame_callback_t )(void *h_app, void *qm_fqr, void *qm_portal, uint32_t fqid_offset, dpaa_fd_t *frame, qm_rejected_frame_info_t *qm_rejected_frame_info)`
- `typedef uint32_t qm_context_b_t`

## Enumerations

- `enum qm_rejection_code_t { , E_QM_RC_CG_TAILDROP, E_QM_RC_CG_WRED, E_QM_RC_FQ_TAILDROP }`
- `enum qm_exceptions_t { E_QM_EX_CORENET_INITIATOR_DATA = 0, E_QM_EX_CORENET_TARGET_DATA, E_QM_EX_CORENET_INVALID_TARGET_TRANSACTION, E_QM_EX_PFDR_THRESHOLD, E_QM_EX_PFDR_ENQUEUE_BLOCKED, E_QM_EX_SINGLE_ECC, E_QM_EX_MULTI_ECC, E_QM_EX_INVALID_COMMAND, E_QM_EX_DEQUEUE_DCP, E_QM_EX_DEQUEUE_FQ, E_QM_EX_DEQUEUE_SOURCE, E_QM_EX_DEQUEUE_QUEUE, E_QM_EX_ENQUEUE_OVERFLOW, E_QM_EX_ENQUEUE_STATE, E_QM_EX_ENQUEUE_CHANNEL, E_QM_EX_ENQUEUE_QUEUE, E_QM_EX_CG_STATE_CHANGE }`

## Functions

- `void * qmConfig (qm_param_t *qm_param)`
- `os_status qmInit (void *h_qm)`
- `os_status qmFree (void *h_qm)`
- `os_status qmConfigRTFramesDepth (void *h_qm, uint32_t rt_frames_depth)`
- `os_status qmConfigPfdrThreshold (void *h_qm, uint32_t threshold)`
- `os_status qmConfigSfdrReservationThreshold (void *h_qm, uint32_t threshold)`

### 3.7.7.2.2.2 Data Structure Documentation

#### 3.7.7.2.2.2.1 struct qm\_dc\_portal\_params\_t

structure for defining DC portal ERN destination

#### 3.7.7.2.2.2.2 struct qm\_revision\_info\_t

structure for returning revision information

## Data Fields

- `uint8_t major_rev`
- `uint8_t minor_rev`

#### 3.7.7.2.2.2.3 struct qm\_rejected\_frame\_info\_t

QM Rejected frame information.

## DPAA Module API

### Data Fields

- `qm_rejection_code_t rejection_code`

### 3.7.7.2.2.2.4 `struct qm_context_a_t`

structure representing QM contextA of FQ initialization parameters Note that this is only "space-holder" for the Context-A.

The "real" Context-A is described in each specific driver (E.g. FM driver has its own Context-A API).

### Data Fields

- `uint32_t res [2]`

### 3.7.7.2.2.2.5 `struct qm_param_t`

structure representing QM initialization parameters

### Data Fields

- `uint8_t guest_id`
- `uintptr_t sw_portals_base_address`
- `uint16_t liodn`
- `uint32_t total_num_of_fqids`
- `os_mem_type fqd_mem_partition_id`
- `os_mem_type pfdr_mem_partition_id`
- `qm_exceptions_callback_t * f_exception`
- `void * h_app`
- `os_hwi_handle err_irq`
- `uint32_t part_fqid_base`
- `uint32_t part_num_of_fqids`
- `uint16_t part_cgs_base`
- `uint16_t part_num_of_cgs`

### 3.7.7.2.2.3 Typedef Documentation

#### 3.7.7.2.2.3.1 `typedef void( qm_exceptions_callback_t)(void *h_app, qm_exceptions_t exception)`

Exceptions user callback routine, will be called upon an exception passing the exception identification.

Parameters

<code>in</code>	<code>h_app</code>	- User's application descriptor.
<code>in</code>	<code>exception</code>	- The exception.

#### 3.7.7.2.2.3.2 `typedef rx_store_response_t( qm_received_frame_callback_t)(void *h_app, void *qm_fqr, void *qm_portal, uint32_t fqid_offset, dpaa_fd_t *frame)`

This callback type is used when receiving frame.

User provides this function. Driver invokes it.

## Parameters

in	<i>h_app</i>	A user argument to the callback
in	<i>h_qm_fqr</i>	A handle to an QM-FQR Module.
in	<i>fqid_offset</i>	fqid offset from the FQR's fqid base.
in	<i>frame</i>	The Received Frame

## Return values

<i>e_RX_STORE_RESPONSE_NSE_CONTINUE</i>	- order the driver to continue Rx operation for all ready data.
<i>e_RX_STORE_RESPONSE_NSE_PAUSE</i>	- order the driver to stop Rx operation.

## Warning

frame is local parameter; i.e. users must NOT access or use this parameter in any means outside this callback context.

**3.7.7.2.2.3.3 `typedef os_status( qm_fqr_drained_completion_cb_t)(void *h_app, void *qm_fqr)`**

This callback type is used when the FQR is completely was drained.

User provides this function. Driver invokes it.

## Parameters

in	<i>h_app</i>	A user argument to the callback
in	<i>h_qm_fqr</i>	A handle to an QM-FQR Module.

## Return values

<i>OS_SUCCESS</i>	on success; Error code otherwise.
-------------------	-----------------------------------

**3.7.7.2.2.3.4 `typedef rx_store_response_t( qm_rejected_frame_callback_t)(void *h_app, void *qm_fqr, void *qm_portal, uint32_t fqid_offset, dpaa_fd_t *frame, qm_rejected_frame_info_t *qm_rejected_frame_info)`**

This callback type is used when receiving rejected frames.

User provides this function. Driver invokes it.

## Parameters

in	<i>h_app</i>	A user argument to the callback
----	--------------	---------------------------------

## DPAA Module API

in	<i>h_qm_fqr</i>	A handle to an QM-FQR Module.
in	<i>fqid_offset</i>	fqid offset from the FQR's fqid base.
in	<i>frame</i>	The Rejected Frame
in	<i>qm_rejected_&lt;--&gt; frame_info</i>	Rejected Frame information

Return values

<i>e_RX_STORE_RESPO_&lt;--&gt; NSE_CONTINUE</i>	- order the driver to continue Rx operation for all ready data.
<i>e_RX_STORE_RESPO_&lt;--&gt; NSE_PAUSE</i>	- order the driver to stop Rx operation.

Warning

frame is local parameter; i.e. users must NOT access or use this parameter in any means outside this callback context.

### 3.7.7.2.2.3.5 `typedef uint32_t qm_context_b_t`

structure representing QM contextB of FQ initialization parameters Note that this is only "space-holder" for the Context-B.

The "real" Context-B is described in each specific driver (E.g. FM driver has its own Context-B API).

### 3.7.7.2.2.4 Enumeration Type Documentation

#### 3.7.7.2.2.4.1 `enum qm_rejection_code_t`

QM Rejection code enum.

Enumerator

***E\_QM\_RC\_CG\_TAILDROP*** This frames was rejected due to congestion group tail-drop situation.

***E\_QM\_RC\_CG\_WRED*** This frames was rejected due to congestion group WRED situation.

***E\_QM\_RC\_FQ\_TAILDROP*** This frames was rejected due to FQID TD situation.

#### 3.7.7.2.2.4.2 `enum qm_exceptions_t`

QM Exceptions.

Enumerator

***E\_QM\_EX\_CORENET\_INITIATOR\_DATA*** Initiator Data Error.

***E\_QM\_EX\_CORENET\_TARGET\_DATA*** CoreNet Target Data Error.

***E\_QM\_EX\_CORENET\_INVALID\_TARGET\_TRANSACTION*** Invalid Target Transaction.

***E\_QM\_EX\_PFDR\_THRESHOLD*** PFDR Low Watermark Interrupt.

*E\_QM\_EX\_PFDR\_ENQUEUE\_BLOCKED* PFDR Enqueues Blocked Interrupt.  
*E\_QM\_EX\_SINGLE\_ECC* Single Bit ECC Error Interrupt.  
*E\_QM\_EX\_MULTI\_ECC* Multi Bit ECC Error Interrupt.  
*E\_QM\_EX\_INVALID\_COMMAND* Invalid Command Verb Interrupt.  
*E\_QM\_EX\_DEQUEUE\_DCP* Invalid Dequeue Direct Connect Portal Interrupt.  
*E\_QM\_EX\_DEQUEUE\_FQ* Invalid Dequeue FQ Interrupt.  
*E\_QM\_EX\_DEQUEUE\_SOURCE* Invalid Dequeue Source Interrupt.  
*E\_QM\_EX\_DEQUEUE\_QUEUE* Invalid Dequeue Queue Interrupt.  
*E\_QM\_EX\_ENQUEUE\_OVERFLOW* Invalid Enqueue Overflow Interrupt.  
*E\_QM\_EX\_ENQUEUE\_STATE* Invalid Enqueue State Interrupt.  
*E\_QM\_EX\_ENQUEUE\_CHANNEL* Invalid Enqueue Channel Interrupt.  
*E\_QM\_EX\_ENQUEUE\_QUEUE* Invalid Enqueue Queue Interrupt.  
*E\_QM\_EX(CG)\_STATE\_CHANGE* CG change state notification.

### 3.7.7.2.2.5 Function Documentation

#### 3.7.7.2.2.5.1 void\* qmConfig ( *qm\_param\_t* \* *qm\_param* )

Creates descriptor for the QM module.

The routine returns a handle (descriptor) to the QM object. This descriptor must be passed as first parameter to all other QM function calls. No actual initialization or configuration of QM hardware is done by this routine.

Parameters

in	<i>qm_param</i>	- Pointer to data structure of parameters
----	-----------------	---

Return values

<i>Handle</i>	to the QM object, or NULL for Failure.
---------------	--

#### 3.7.7.2.2.5.2 os\_status qmInit ( void \* *h\_qm* )

Initializes the QM module

Parameters

in	<i>h_qm</i>	- A handle to the QM module
----	-------------	-----------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

## DPAA Module API

### 3.7.7.2.2.5.3 `os_status qmFree ( void * h_qm )`

Frees all resources that were assigned to the QM module.

Calling this routine invalidates the descriptor.

Parameters

in	<i>h_qm</i>	- A handle to the QM module
----	-------------	-----------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

### 3.7.7.2.2.5.4 `os_status qmConfigRTFramesDepth ( void * h_qm, uint32_t rt_frames_depth )`

Change the run-time frames depth (i.e. the maximum total number of frames that may be inside QM at a certain time) from its default configuration [DEFAULT\_rtFramesDepth].

Parameters

in	<i>h_qm</i>	- A handle to the QM module
in	<i>rt_frames_depth</i>	- run-time max num of frames.

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following [qmConfig\(\)](#) and before [qmInit\(\)](#).

### 3.7.7.2.2.5.5 `os_status qmConfigPfdrThreshold ( void * h_qm, uint32_t threshold )`

Change the pfdr threshold from its default configuration [DEFAULT\_pfdrThreshold]. An interrupt if enables is asserted when the number of PFDRs is below this threshold.

## Parameters

in	<i>h_qm</i>	- A handle to the QM module
in	<i>threshold</i>	- threshold value.

## Returns

OS\_SUCCESS on success; Error code otherwise.

## Warning

Allowed only following [qmConfig\(\)](#) and before [qmInit\(\)](#).

**3.7.7.2.2.5.6 os\_status qmConfigSfdrReservationThreshold ( void \* *h\_qm*, uint32\_t *threshold* )**

Change the sfdr threshold from its default configuration [DEFAULT\_sfdrThreshold].

## Parameters

in	<i>h_qm</i>	- A handle to the QM module
in	<i>threshold</i>	- threshold value.

## Returns

OS\_SUCCESS on success; Error code otherwise.

## Warning

Allowed only following [qmConfig\(\)](#) and before [qmInit\(\)](#).

**3.7.7.2.3 QM General Runtime****3.7.7.2.3.1 Overview**

QM General Runtime API functions, definitions and enums.

**Data Structures**

- struct [qm\\_rsrv\\_fqr\\_params\\_t](#)
- struct [qm\\_error\\_info\\_t](#)
- struct [qm\\_wq\\_class\\_scheduler\\_params\\_t](#)

## DPAA Module API

### Enumerations

- enum `qm_counters_t` { `E_QM_COUNTERS_SFDR_IN_USE` = 0, `E_QM_COUNTERS_PFDR_IN_USE`, `E_QM_COUNTERS_PFDR_FREE_POOL` }
- enum `qm_channel_type_t` { `E_QM_SW_CHANNEL` = 0, `E_QM_POOL_CHANNEL`, `E_QM_DC_CHANNEL` }

### Functions

- os\_status `qmReserveQueues` (void \*`h_qm`, `qm_rsrv_fqr_params_t` \*`qm_fqr_params`, uint32\_t \*`base_fqid`)
- os\_status `qmUnreserveQueues` (void \*`h_qm`, uint32\_t `base_fqid`)
- os\_status `qmSetException` (void \*`h_qm`, `qm_exceptions_t` `exception`, bool `enable`)
- void `qmErrorIsr` (void \*`h_qm`)
- os\_status `qmGetErrorInformation` (void \*`h_qm`, `qm_error_info_t` \*`err_info`)
- uint32\_t `qmGetCounter` (void \*`h_qm`, `qm_counters_t` `counter`)
- os\_status `qmGetRevision` (void \*`h_qm`, `qm_revision_info_t` \*`qm_revision_info`)
- os\_status `qmSetWqClassScheduler` (void \*`h_qm`, `qm_wq_class_scheduler_params_t` \*`qm_wq_class_scheduler_params`)

#### 3.7.7.2.3.2 Data Structure Documentation

##### 3.7.7.2.3.2.1 struct `qm_rsrv_fqr_params_t`

structure representing QM FQ-Range reservation parameters

#### Data Fields

- bool `use_force`
- uint32\_t `num_of_fqids`
- union {
   
 struct {
   
 uint32\_t `align`
  
 } `non_frc_qs`
  
 struct {
   
 uint32\_t `fqid`
  
 } `frc_q`
  
 } `qs`

#### 3.7.7.2.3.2.2 Field Documentation

##### 3.7.7.2.3.2.3 bool `qm_rsrv_fqr_params_t::use_force`

TRUE - force reservation of specific fqids; FALSE - reserve several fqids.

##### 3.7.7.2.3.2.4 uint32\_t `qm_rsrv_fqr_params_t::num_of_fqids`

Number of fqids to be reserved.

**3.7.7.2.3.2.5 uint32\_t qm\_rsrv\_fqr\_params\_t::align**

Alignment.

will be used if useForce=FALSE

**3.7.7.2.3.2.6 struct { ... } qm\_rsrv\_fqr\_params\_t::non\_frc\_qs**

used when useForce = FALSE

**3.7.7.2.3.2.7 uint32\_t qm\_rsrv\_fqr\_params\_t::fqid**

The fqid base of the forced fqids.

will be used if useForce=TRUE

**3.7.7.2.3.2.8 struct { ... } qm\_rsrv\_fqr\_params\_t::frc\_q**

used when useForce = TRUE

**3.7.7.2.3.2.9 union { ... } qm\_rsrv\_fqr\_params\_t::qs**

force/non-force parameters

**3.7.7.2.3.2.10 struct qm\_error\_info\_t**

structure representing QM Error information

**Data Fields**

- bool [portal\\_valid](#)
- bool [hw\\_portal](#)
- [dpaa\\_sw\\_portal\\_t](#) [sw\\_portal\\_id](#)
- [dpaa\\_dc\\_portal\\_t](#) [dcp\\_id](#)
- bool [fqid\\_valid](#)
- uint32\_t [fqid](#)

**3.7.7.2.3.2.11 Field Documentation****3.7.7.2.3.2.12 bool qm\_error\_info\_t::portal\_valid**

TRUE - portal information is valid.

**3.7.7.2.3.2.13 bool qm\_error\_info\_t::hw\_portal**

TRUE - hardware portal id is valid.

**3.7.7.2.3.2.14 dpaa\_sw\_portal\_t qm\_error\_info\_t::sw\_portal\_id**

SW Portal ID.

## DPAA Module API

### 3.7.7.2.3.2.15 `dpaa_dc_portal_t qm_error_info_t::dcp_id`

DCP (HW Portal) ID.

### 3.7.7.2.3.2.16 `bool qm_error_info_t::fqid_valid`

TRUE - fqid is valid.

### 3.7.7.2.3.2.17 `uint32_t qm_error_info_t::fqid`

the fqid that belongs to the error

### 3.7.7.2.3.2.18 `struct qm_wq_class_scheduler_params_t`

structure representing QM WQ Class-Scheduler parameters

#### Data Fields

- `qm_channel_type_t channel_type`
- `dpaa_dc_portal_t dcp_id`
- `uint8_t low_tier_over_medium_tier_ratio`
- `uint8_t wq_2_weight`
- `uint8_t wq_3_weight`
- `uint8_t wq_4_weight`
- `uint8_t wq_5_weight`
- `uint8_t wq_6_weight`
- `uint8_t wq_7_weight`

### 3.7.7.2.3.2.19 Field Documentation

#### 3.7.7.2.3.2.20 `qm_channel_type_t qm_wq_class_scheduler_params_t::channel_type`

the channel type to be used for this WQ class

#### 3.7.7.2.3.2.21 `dpaa_dc_portal_t qm_wq_class_scheduler_params_t::dcp_id`

Only valid if channelType == E\_QM\_DC\_CHANNEL.

#### 3.7.7.2.3.2.22 `uint8_t qm_wq_class_scheduler_params_t::low_tier_over_medium_tier_ratio`

Allows the low priority tier to be elevated above the medium priority tier one in lowTierOverMediumTierRatio+1 times; valid range is 1-255; a value of 0 disables the elevation of the low tier.

#### 3.7.7.2.3.2.23 `uint8_t qm_wq_class_scheduler_params_t::wq_2_weight`

Set weight for WQ 2; valid range is 1-8.

#### 3.7.7.2.3.2.24 `uint8_t qm_wq_class_scheduler_params_t::wq_3_weight`

Set weight for WQ 3; valid range is 1-8.

### 3.7.7.2.3.2.25 `uint8_t qm_wq_class_scheduler_params_t::wq_4_weight`

Set weight for WQ 4; valid range is 1-8.

### 3.7.7.2.3.2.26 `uint8_t qm_wq_class_scheduler_params_t::wq_5_weight`

Set weight for WQ 5; valid range is 1-8.

### 3.7.7.2.3.2.27 `uint8_t qm_wq_class_scheduler_params_t::wq_6_weight`

Set weight for WQ 6; valid range is 1-8.

### 3.7.7.2.3.2.28 `uint8_t qm_wq_class_scheduler_params_t::wq_7_weight`

Set weight for WQ 7; valid range is 1-8.

## 3.7.7.2.3.3 Enumeration Type Documentation

### 3.7.7.2.3.3.1 `enum qm_counters_t`

enum for defining QM counters

Enumerator

***E\_QM\_COUNTERS\_SFDR\_IN\_USE*** Total Single Frame Descriptor Record (SFDR) currently in use.

***E\_QM\_COUNTERS\_PFDR\_IN\_USE*** Total Packed Frame Descriptor Record (PFDR) currently in use.

***E\_QM\_COUNTERS\_PFDR\_FREE\_POOL*** Total Packed Frame Descriptor Record (PFDR) Free Pool Count in external memory.

### 3.7.7.2.3.3.2 `enum qm_channel_type_t`

enum for defining QM WQ-CS channel type

Enumerator

***E\_QM\_SW\_CHANNEL*** SW-portal channel.

***E\_QM\_POOL\_CHANNEL*** pool channel

***E\_QM\_DC\_CHANNEL*** DC-portal (HW) channel.

## 3.7.7.2.3.4 Function Documentation

### 3.7.7.2.3.4.1 `os_status qmReserveQueues ( void * h_qm, qm_rsrv_fqr_params_t * qm_fqr_params, uint32_t * base_fqid )`

Request to Reserved queues for future use.

**DPAA Module API**

Parameters

in	<i>h_qm</i>	- A handle to the QM Module.
in	<i>qm_fqr_params</i>	- A structure of parameters for defining the desired queues parameters.
out	<i>base_fqid</i>	- base-fqid on success; '0' code otherwise.

Returns

E\_OK on success;

Warning

Allowed only after QM\_Init().

**3.7.7.2.3.4.2 os\_status qmUnreserveQueues ( void \* *h\_qm*, uint32\_t *base\_fqid* )**

Release previously reserved queues.

Parameters

in	<i>h_qm</i>	- A handle to the QM Module.
in	<i>base_fqid</i>	- base-fqid of a group to release, the same value returned in <i>base_fqid</i> when called QM_ReserveQueues.

Returns

E\_OK on success;

Warning

Allowed only after QM\_Init().

**3.7.7.2.3.4.3 os\_status qmSetException ( void \* *h\_qm*, qm\_exceptions\_t *exception*, bool *enable* )**

Calling this routine enables/disables the specified exception.

## Parameters

in	<i>h_qm</i>	- A handle to the QM Module.
in	<i>exception</i>	- The exception to be selected.
in	<i>enable</i>	- TRUE to enable interrupt, FALSE to mask it.

## Returns

E\_OK on success; Error code otherwise.

## Warning

Allowed only following QM\_Init(). This routine should NOT be called from guest-partition (i.e. guestId != NCSW\_MASTER\_ID)

**3.7.7.2.3.4.4 void qmErrorIsr ( void \* *h\_qm* )**

QM interrupt-service-routine for errors.

## Parameters

in	<i>h_qm</i>	- A handle to the QM module
----	-------------	-----------------------------

## Warning

Allowed only following QM\_Init(). This routine should NOT be called from guest-partition (i.e. guestId != NCSW\_MASTER\_ID)

**3.7.7.2.3.4.5 os\_status qmGetErrorInformation ( void \* *h\_qm*, qm\_error\_info\_t \* *err\_info* )**

Reads the last error information.

## Parameters

in	<i>h_qm</i>	- A handle to the QM Module.
out	<i>err_info</i>	- Error information will be loaded to this structure.

## Returns

E\_OK on success; Error code otherwise.

## Warning

Allowed only following QM\_Init(). This routine should NOT be called from guest-partition (i.e. guestId != NCSW\_MASTER\_ID)

## DPAA Module API

### 3.7.7.2.3.4.6 `uint32_t qmGetCounter ( void * h_qm, qm_counters_t counter )`

Reads one of the QM counters.

Parameters

in	<i>h_qm</i>	- A handle to the QM Module.
in	<i>counter</i>	- The requested counter.

Returns

Counter's current value.

Warning

Allowed only following QM\_Init().

### 3.7.7.2.3.4.7 `os_status qmGetRevision ( void * h_qm, qm_revision_info_t * qm_revision_info )`

s

Returns the QM revision

Parameters

in	<i>h_qm</i>	A handle to a QM Module.
out	<i>qm_revision_info</i>	A structure of revision information parameters.

Returns

None.

Warning

Allowed only following QM\_Init().

### 3.7.7.2.3.4.8 `os_status qmSetWqClassScheduler ( void * h_qm, qm_wq_class_scheduler_params_t * qm_wq_class_scheduler_params )`

Calling this routine allow to change the weights of the WQ in a channel.

You may call this function for changing the weight of the WQs and the evaluation time of the low-priority tier over the medium-priority tier; This can be done on the fly, but because of the scheduling algorithms, it make take a few frame dequeues before the effects of the new settings are observed.

## Parameters

in	<i>h_qm</i>	A handle to a QM Module.
in	<i>qm_wq_class_scheduler_params</i>	A structure of wq class-scheduler parameters.

## Returns

E\_OK on success; Error code otherwise.

## Warning

Allowed only following QM\_Init(). This routine should NOT be called from guest-partition (i.e. guestId != NCSW\_MASTER\_ID)

### 3.7.7.3 QM-Portal API

#### 3.7.7.3.1 Overview

QM common API functions, definitions and enums.

#### Modules

- [QM-Portal Initialization](#)
- [QM-Portal Runtime](#)

#### 3.7.7.3.2 QM-Portal Initialization

##### 3.7.7.3.2.1 Overview

QM-Portal Initialization Unit

#### Data Structures

- struct [qm\\_portal\\_stash\\_param\\_t](#)
- struct [qm\\_portal\\_param\\_t](#)

#### Enumerations

- enum [qm\\_portal\\_poll\\_source\\_t](#) { E\_QM\_PORTAL\_POLL\_SOURCE\_DATA\_FRAMES = 0, E\_QM\_PORTAL\_POLL\_SOURCE\_CONTROL\_FRAMES, E\_QM\_PORTAL\_POLL\_SOURCE\_BOTH }

## DPAA Module API

### Functions

- void \* [qmPortalConfig](#) (qm\_portal\_param\_t \*qm\_portal\_param)
- os\_status [qmPortalInit](#) (void \*h\_qm\_portal)
- os\_status [qmPortalFree](#) (void \*h\_qm\_portal)
- os\_status [qmPortalConfigDcaMode](#) (void \*h\_qm\_portal, bool enable)
- os\_status [qmPortalConfigStash](#) (void \*h\_qm\_portal, [qm\\_portal\\_stash\\_param\\_t](#) \*stash\_params)
- os\_status [qmPortalConfigDequeueRingSize](#) (void \*h\_qm\_portal, uint8\_t dqrr\_size)
- os\_status [qmPortalConfigPullMode](#) (void \*h\_qm\_portal, bool pull\_mode)

### 3.7.7.3.2.2 Data Structure Documentation

#### 3.7.7.3.2.2.1 struct qm\_portal\_stash\_param\_t

structure representing QM-Portal Stash parameters

##### Data Fields

- uint8\_t [stash\\_dest\\_queue](#)
- uint8\_t [eqcr](#)
- bool [eqcr\\_high\\_pri](#)
- bool [dqrr](#)
- uint16\_t [dqrr\\_liodn](#)
- bool [dqrr\\_high\\_pri](#)
- bool [fd\\_fq](#)
- uint16\_t [fd\\_fq\\_liodn](#)
- bool [fd\\_fq\\_high\\_pri](#)
- bool [fd\\_fq\\_drop](#)

#### 3.7.7.3.2.2.2 struct qm\_portal\_param\_t

structure representing QM-Portal initialization parameters

##### Data Fields

- uintptr\_t [ce\\_base\\_address](#)
- uintptr\_t [ci\\_base\\_address](#)
- void \* [h\\_qm](#)
- [dpaa\\_sw\\_portal\\_t](#) [sw\\_portal\\_id](#)
- os\_hwi\_handle [irq](#)
- uint16\_t [fd\\_liodn\\_offset](#)
- [qm\\_received\\_frame\\_callback\\_t](#) \* [f\\_dflt\\_frame](#)
- [qm\\_rejected\\_frame\\_callback\\_t](#) \* [f\\_rejected\\_frame](#)
- void \* [h\\_app](#)

### 3.7.7.3.2.3 Enumeration Type Documentation

#### 3.7.7.3.2.3.1 enum qm\_portal\_poll\_source\_t

Frame's Type to poll.

Enumerator

**E\_QM\_PORTAL\_POLL\_SOURCE\_DATA\_FRAMES** Poll only data frames.

**E\_QM\_PORTAL\_POLL\_SOURCE\_CONTROL\_FRAMES** Poll only control frames.

**E\_QM\_PORTAL\_POLL\_SOURCE\_BOTH** Poll both.

### 3.7.7.3.2.4 Function Documentation

#### 3.7.7.3.2.4.1 **void\* qmPortalConfig ( qm\_portal\_param\_t \* *qm\_portal\_param* )**

Creates descriptor for a QM-Portal module.

The routine returns a handle (descriptor) to a QM-Portal object. This descriptor must be passed as first parameter to all other QM-Portal function calls. No actual initialization or configuration of QM-Portal hardware is done by this routine.

Parameters

in	<i>qm_portal_param</i>	- Pointer to data structure of parameters
----	------------------------	---

Return values

<i>Handle</i>	to a QM-Portal object, or NULL for Failure.
---------------	---

#### 3.7.7.3.2.4.2 **os\_status qmPortalInit ( void \* *h\_qm\_portal* )**

Initializes a QM-Portal module

Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
----	--------------------	----------------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

#### 3.7.7.3.2.4.3 **os\_status qmPortalFree ( void \* *h\_qm\_portal* )**

Frees all resources that were assigned to a QM-Portal module.

Calling this routine invalidates the descriptor.

Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
----	--------------------	----------------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

## DPAA Module API

### 3.7.7.3.2.4.4 os\_status qmPortalConfigDcaMode ( void \* *h\_qm\_portal*, bool *enable* )

Change the Discrete Consumption Acknowledge mode from its default configuration [DEFAULT\_←  
dequeueDcaMode].

Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
in	<i>enable</i>	- Enable/Disable DCA mode

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following [qmPortalConfig\(\)](#) and before [qmPortalInit\(\)](#).

### 3.7.7.3.2.4.5 os\_status qmPortalConfigStash ( void \* *h\_qm\_portal*, qm\_portal\_stash\_param\_t \* *stash\_params* )

Configures the portal to active stash mode.

Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
in	<i>stash_params</i>	- Pointer to data structure of parameters

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following [qmPortalConfig\(\)](#) and before [qmPortalInit\(\)](#).

### 3.7.7.3.2.4.6 os\_status qmPortalConfigDequeueRingSize ( void \* *h\_qm\_portal*, uint8\_t *dqrr\_size* )

Change the Dequeue Ring Size from its default configuration [DEFAULT\_dqrrSize].

## Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
in	<i>dqrr_size</i>	- if 0 disable the dequeue, else 1-15 are valid values.

## Returns

OS\_SUCCESS on success; Error code otherwise.

## Warning

Allowed only following [qmPortalConfig\(\)](#) and before [qmPortalInit\(\)](#).

**3.7.7.3.2.4.7 os\_status qmPortalConfigPullMode ( void \* *h\_qm\_portal*, bool *pull\_mode* )**

Change the Pull Mode from its default configuration [DEFAULT\_pullMode].

## Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
in	<i>pull_mode</i>	- When TRUE, the Portal will work in pull mode.

## Returns

OS\_SUCCESS on success; Error code otherwise.

## Warning

Allowed only following [qmPortalConfig\(\)](#) and before [qmPortalInit\(\)](#).

**3.7.7.3.3 QM-Portal Runtime****3.7.7.3.3.1 Overview**

QM-Portal Runtime API functions, definitions and enums.

**Data Structures**

- struct [qm\\_portal\\_frame\\_info\\_t](#)

**Functions**

- os\_status [qmPortalSetDequeueInterruptCoalescing](#) (void \**h\_qm\_portal*, uint8\_t *dqrr\_thresh*, uint8\_t *mr\_thresh*, uint32\_t *timeout\_period*)
- os\_status [qmPortalPoll](#) (void \**h\_qm\_portal*, [qm\\_portal\\_poll\\_source\\_t](#) *source*)
- os\_status [qmPortalPollFrame](#) (void \**h\_qm\_portal*, [qm\\_portal\\_frame\\_info\\_t](#) \**frame\_info*)

## DPAA Module API

### 3.7.7.3.3.2 Data Structure Documentation

#### 3.7.7.3.3.2.1 struct qm\_portal\_frame\_info\_t

structure representing QM Portal Frame Info

### 3.7.7.3.3 Function Documentation

#### 3.7.7.3.3.1 os\_status qmPortalSetDequeueInterruptCoalescing ( void \* *h\_qm\_portal*, uint8\_t *dqrr\_thresh*, uint8\_t *mr\_thresh*, uint32\_t *timeout\_period* )

Sets the threshold for DQRR and MR interrupt generation, and also the timeout period in case the threshold wasn't reached.

The default values are as followed: Dqrr - [DEFAULT\_dqrrInterruptThresh] Mr - [DEFAULT\_mrInterruptThresh] Timeout - [DEFAULT\_dequeueInterruptTimeoutPeriod]

Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
in	<i>dqrr_thresh</i>	- The DQRR interrupt asserts when the ring contains greater than ' <i>dqrr_thresh</i> ' valid entries.
in	<i>mr_thresh</i>	- The MR interrupt asserts when the ring contains greater than ' <i>mr_thresh</i> ' valid entries.
in	<i>timeout_period</i>	- If the DQRR/MR interrupt wasn't asserted due to the threshold, it will be asserted after the time specified in ' <i>timeout_period</i> '; Note: This value is in Qman clock units, permit values are 0 - (256M-1).

Returns

E\_OK on success; Error code otherwise.

Warning

Allowed only following [qmPortalInit\(\)](#).

#### 3.7.7.3.3.2 os\_status qmPortalPoll ( void \* *h\_qm\_portal*, qm\_portal\_poll\_source\_t *source* )

Poll frames from the specified SW portal.

Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
in	<i>source</i>	- The selected frames type to poll

Returns

E\_OK on success; Error code otherwise.

Warning

Allowed only following [qmPortalInit\(\)](#).

### 3.7.7.3.3.3.3 os\_status qmPortalPollFrame ( void \* *h\_qm\_portal*, qm\_portal\_frame\_info\_t \* *frame\_info* )

Poll frames from the specified SW portal; will poll only data frames.

Parameters

in	<i>h_qm_portal</i>	- A handle to a QM-Portal module
out	<i>frame_info</i>	- A structure to hold the dequeued frame information

Returns

E\_OK on success; Error code otherwise.

Warning

Allowed only following [qmPortalInit\(\)](#).

## 3.7.7.4 QM Frame-Queue-Range API

### 3.7.7.4.1 Overview

QM-FQR API functions, definitions and enums.

#### Modules

- [QM-FQR Initialization](#)
- [QM-FQR Runtime](#)
- [QM Congestion Group API](#)

**General QM FQR defines**

- #define **QM\_FQR\_ALL\_QUEUES** (uint32\_t)(-1)
- enum **qm\_fq\_channel\_t** {
   
    **E\_QM\_FQ\_CHANNEL\_SWPORTAL0** = 0x0 , **E\_QM\_FQ\_CHANNEL\_POOL1** = 0x401 , **E\_QM\_FQ\_CHANNEL\_FMAN0\_SP0** = 0x800 ,
   
    **E\_QM\_FQ\_CHANNEL\_FMAN1\_SP0** = 0x820 , **E\_QM\_FQ\_CHANNEL\_CAAM** = 0x840, **E\_QM\_FQ\_CHANNEL\_PME\_SP0** = 0x860,
   
    **E\_QM\_FQ\_CHANNEL\_RMAN\_SP0** = 0x880 , **E\_QM\_FQ\_CHANNEL\_DCE\_SP0** = 0x8a0 }

**3.7.7.4.2 Macro Definition Documentation****3.7.7.4.2.1 #define QM\_FQR\_ALL\_QUEUES (uint32\_t)(-1)**

General QM FQR defines.

**3.7.7.4.3 Enumeration Type Documentation****3.7.7.4.3.1 enum qm\_fq\_channel\_t**

Work Queue Channel assignments in QMan.

Enumerator

***E\_QM\_FQ\_CHANNEL\_SWPORTAL0*** Dedicated channels serviced by software portals 0 to 24.

***E\_QM\_FQ\_CHANNEL\_POOL1*** Pool channels that can be serviced by any of the software portals.

***E\_QM\_FQ\_CHANNEL\_FMAN0\_SP0*** Dedicated channels serviced by Direct Connect Portal 0: connected to FMan 0; assigned in incrementing order to each sub-portal (SP) in the portal.

***E\_QM\_FQ\_CHANNEL\_FMAN1\_SP0*** Dedicated channels serviced by Direct Connect Portal 1: connected to FMan 1; assigned in incrementing order to each sub-portal (SP) in the portal.

***E\_QM\_FQ\_CHANNEL\_CAAM*** Dedicated channel serviced by Direct Connect Portal 2: connected to SEC.

***E\_QM\_FQ\_CHANNEL\_PME\_SP0*** Dedicated channels serviced by Direct Connect Portal 3: connected to PME.

***E\_QM\_FQ\_CHANNEL\_RMAN\_SP0*** Dedicated channels serviced by Direct Connect Portal 4: connected to RMan.

***E\_QM\_FQ\_CHANNEL\_DCE\_SP0*** Dedicated channels serviced by Direct Connect Portal 5: connected to DCE.

### 3.7.7.4.4 QM-FQR Initialization

#### 3.7.7.4.4.1 Overview

QMan Frame-Queue-Range Initialization Unit

#### Data Structures

- struct `qm_fqr_congestion_avoidance_params_t`
- struct `qm_fqr_params_t`
- struct `qm_fqr_modify_params_t`

#### General QM FQR defines

- enum `qm_fq_channel_t` {
   
    `E_QM_FQ_CHANNEL_SWPORTAL0` = 0x0 , `E_QM_FQ_CHANNEL_POOL1` = 0x401 , `E_QM_FQ_CHANNEL_FMAN0_SP0` = 0x800 ,
   
    `E_QM_FQ_CHANNEL_FMAN1_SP0` = 0x820 , `E_QM_FQ_CHANNEL_CAAM` = 0x840, `E_QM_FQ_CHANNEL_PME_SP0` = 0x860,
   
    `E_QM_FQ_CHANNEL_RMAN_SP0` = 0x880 , `E_QM_FQ_CHANNEL_DCE_SP0` = 0x8a0 }

#### QM-FQR modification options

- `typedef uint32_t qm_fqr_mod_opt_t`
- `void *qmFqrCreate (qm_fqr_params_t *qm_fqr_params)`
- `os_status qmFqrFree (void *h_qm_fqr)`
- `os_status qmFqrFreeWDrain (void *h_qm_fqr, qm_fqr_drained_completion_cb_t *f_completion_cb, bool deliver_frame, qm_received_frame_callback_t *f_callback, void *h_app)`
- `os_status qmFqrModify (void *h_qm_fqr, uint32_t fqid_offset, qm_fqr_modify_params_t *params)`
- `#define QM_FQR_MOD_OPT_HOLD_ACTIVE 0x00000001`
- `#define QM_FQR_MOD_OPT_AVOID_BLOCKING 0x00000002`
- `#define QM_FQR_MOD_OPT_PREFER_IN_CACHE 0x00000004`
- `#define QM_FQR_MOD_OPT_STASH_PARAMS 0x00000008`
- `#define QM_FQR_MOD_OPT_CTXA 0x00000010`
- `#define QM_FQR_MOD_OPT_CTXB 0x00000020`
- `#define QM_FQR_MOD_OPT_CH 0x00000040`
- `#define QM_FQR_MOD_OPT_WQ 0x00000080`
- `#define QM_FQR_MOD_OPT(CG) 0x00000100`

#### 3.7.7.4.4.2 Data Structure Documentation

##### 3.7.7.4.4.2.1 struct `qm_fqr_congestion_avoidance_params_t`

structure representing QM FQ-Range congestion group parameters

#### Data Fields

- `void * h_qm_cg`
- `int8_t overhead_accounting_length`
- `uint32_t fq_tail_drop_threshold`

## DPAA Module API

### 3.7.7.4.4.2.2 struct qm\_fqr\_params\_t

structure representing QM FQ-Range initialization parameters

#### Data Fields

- void \* `h_qm`
- void \* `h_qm_portal`
- bool `init_parked`
- bool `hold_active`
- bool `avoid_blocking`
- bool `prefer_in_cache`
- bool `use_context_a_for_stash`
- `qm_context_b_t` \* `context_b`
- `qm_fq_channel_t` `channel`
- `uint8_t` `wq`
- bool `shadow_mode`
- `uint32_t` `num_of_fqids`
- bool `use_force`
- bool `congestion_avoidance_enable`
- `qm_fqr_congestion_avoidance_params_t` `congestion_avoidance_params`

### 3.7.7.4.4.2.3 struct qm\_fqr\_modify\_params\_t

structure representing QM FQ-Range modification parameters

#### Data Fields

- `qm_fqr_mod_opt_t` `mod_options`
- bool `hold_active`
- bool `avoid_blocking`
- bool `prefer_in_cache`
- bool `use_context_a_for_stash`
- `qm_context_b_t` `context_b`
- `qm_fq_channel_t` `channel`
- `uint8_t` `wq`
- bool `congestion_avoidance_enable`
- `qm_fqr_congestion_avoidance_params_t` `congestion_avoidance_params`
- `qm_fqr_drained_completion_cb_t` \* `f_completion_cb`
- bool `deliver_frame`
- `qm_received_frame_callback_t` \* `f_callback`
- void \* `h_app`

### 3.7.7.4.4.3 Macro Definition Documentation

#### 3.7.7.4.4.3.1 #define QM\_FQR\_MOD\_OPT\_HOLD\_ACTIVE 0x00000001

Modify the "hold-active" attribute.

#### 3.7.7.4.4.3.2 #define QM\_FQR\_MOD\_OPT\_AVOID\_BLOCKING 0x00000002

Modify the "avoid-blocking" attribute.

**3.7.7.4.4.3.3 #define QM\_FQR\_MOD\_OPT\_PREFER\_IN\_CACHE 0x00000004**

Modify the "prefer-in-cache" attribute.

**3.7.7.4.4.3.4 #define QM\_FQR\_MOD\_OPT\_STASH\_PARAMS 0x00000008**

Modify the stashing attribute.

**3.7.7.4.4.3.5 #define QM\_FQR\_MOD\_OPT\_CTXA 0x00000010**

Modify the contextA attribute.

**3.7.7.4.4.3.6 #define QM\_FQR\_MOD\_OPT\_CTXB 0x00000020**

Modify the contextB attribute.

**3.7.7.4.4.3.7 #define QM\_FQR\_MOD\_OPT\_CH 0x00000040**

Modify the channel attribute.

**3.7.7.4.4.3.8 #define QM\_FQR\_MOD\_OPT\_WQ 0x00000080**

Modify the wq attribute.

**3.7.7.4.4.3.9 #define QM\_FQR\_MOD\_OPT(CG) 0x00000100**

Modify the CG attribute.

**3.7.7.4.4 Typedef Documentation****3.7.7.4.4.1 typedef uint32\_t qm\_fqr\_mod\_opt\_t**

a type to represent all queue modification options

**3.7.7.4.4.5 Enumeration Type Documentation****3.7.7.4.4.5.1 enum qm\_fq\_channel\_t**

Work Queue Channel assignments in QMan.

Enumerator

**E\_QM\_FQ\_CHANNEL\_SWPORTAL0** Dedicated channels serviced by software portals 0 to 24.

**E\_QM\_FQ\_CHANNEL\_POOL1** Pool channels that can be serviced by any of the software portals.

**E\_QM\_FQ\_CHANNEL\_FMAN0\_SP0** Dedicated channels serviced by Direct Connect Portal 0  
: connected to FMan 0; assigned in incrementing order to each sub-portal (SP) in the portal.

**E\_QM\_FQ\_CHANNEL\_FMAN1\_SP0** Dedicated channels serviced by Direct Connect Portal 1  
: connected to FMan 1; assigned in incrementing order to each sub-portal (SP) in the portal.

**E\_QM\_FQ\_CHANNEL\_CAAM** Dedicated channel serviced by Direct Connect Portal 2: connected to SEC.

**E\_QM\_FQ\_CHANNEL\_PME\_SP0** Dedicated channels serviced by Direct Connect Portal 3: connected to PME.

**E\_QM\_FQ\_CHANNEL\_RMAN\_SP0** Dedicated channels serviced by Direct Connect Portal 4: connected to RMan.

**E\_QM\_FQ\_CHANNEL\_DCE\_SP0** Dedicated channels serviced by Direct Connect Portal 5: connected to DCE.

### 3.7.7.4.4.6 Function Documentation

#### 3.7.7.4.4.6.1 void\* qmFqrCreate ( *qm\_fqr\_params\_t \* qm\_fqr\_params* )

Initializing and enabling a Frame-Queue-Range; This routine should be called for adding an FQR.

Parameters

in	<i>qm_fqr_params</i>	- A structure of parameters for defining the desired queues parameters.
----	----------------------	---

Returns

A handle to the initialized FQR on success; NULL code otherwise.

Warning

Allowed only following [qmInit\(\)](#).

#### 3.7.7.4.4.6.2 os\_status qmFqrFree ( void \* *h\_qm\_fqr* )

Deleting and free all resources of an initialized FQR.

Parameters

in	<i>h_qm_fqr</i>	- A handle to a QM-FQR Module.
----	-----------------	--------------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following [qmFqrCreate\(\)](#) for this FQR.

**3.7.7.4.4.6.3 os\_status qmFqrFreeWDrain ( void \* *h\_qm\_fqr*, qm\_fqr\_drained\_completion\_cb\_t \* *f\_completion\_cb*, bool *deliver\_frame*, qm\_received\_frame\_callback\_t \* *f\_callback*, void \* *h\_app* )**

Deleting and free all resources of an initialized FQR with the option of draining.

If interrupts are disabled (i.e. polling mode) than *f\_completion\_cb* should be passed and user should call the portal poll function. If interrupts are enabled than *f\_completion\_cb* should be NULL.

Parameters

in	<i>h_qm_fqr</i>	- A handle to a QM-FQR Module.
in	<i>f_completion_cb</i>	- Pointer to a completion callback to be used in non-blocking mode.
in	<i>deliver_frame</i>	- TRUE for deliver the drained frames to the user; FALSE for not deliver the frames.
in	<i>f_callback</i>	- Pointer to a callback to handle the delivered frames.
in	<i>h_app</i>	- User's application descriptor.

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following [qmFqrCreate\(\)](#) for this FQR.

**3.7.7.4.4.6.4 os\_status qmFqrModify ( void \* *h\_qm\_fqr*, uint32\_t *fqid\_offset*, qm\_fqr\_modify\_params\_t \* *params* )**

Modify attributes for the given *fqid\_offset*.

Note that if '*fqid\_offset*==QM\_FQR\_ALL\_QUEUES' than it will be applied on all fuids in this FQR; Before the modification the function will perform draining.

Parameters

in	<i>h_qm_fqr</i>	- A handle to a QM-FQR Module.
in	<i>fqid_offset</i>	- Fqid offset within the FQ-Range.
in	<i>params</i>	- A pointer to the modification parameters structure.

Returns

OS\_SUCCESS on success; Error code otherwise.

## DPAA Module API

### Warning

Allowed only following `qmInit()` and `qmFqrCreate()` for this FQR.

### 3.7.7.4.5 QM-FQR Runtime

#### 3.7.7.4.5.1 Overview

QM-FQR Runtime API functions, definitions and enums.

#### Enumerations

- enum `qm_fqr_counters_t` { `E_QM_FQR_COUNTERS_FRAME` = 0, `E_QM_FQR_COUNTERS_BYT`  
`E_QM_FQR_COUNTERS_BYTE` }

#### Functions

- os\_status `qmFqrRegisterCB` (void \*`h_qm_fqr`, `qm_received_frame_callback_t` \*`f_callback`, void \*`h_app`)
- uint32\_t `qmFqrGetFqid` (void \*`h_qm_fqr`)
- uint32\_t `qmFqrGetCounter` (void \*`h_qm_fqr`, void \*`h_qm_portal`, uint32\_t `fqid_offset`, `qm_fqr_counters_t` `counter`)
- os\_status `qmFqrEnqueue` (void \*`h_qm_fqr`, void \*`h_qm_portal`, uint32\_t `fqid_offset`, `dpaa_fd_t` \*`frame`)

#### 3.7.7.4.5.2 Enumeration Type Documentation

##### 3.7.7.4.5.2.1 enum `qm_fqr_counters_t`

enum for defining QM-FQR counters

Enumerator

`E_QM_FQR_COUNTERS_FRAME` Total number of frames on this frame queue.

`E_QM_FQR_COUNTERS_BYT`  
`E_QM_FQR_COUNTERS_BYTE` Total number of bytes in all frames on this frame queue.

#### 3.7.7.4.5.3 Function Documentation

##### 3.7.7.4.5.3.1 os\_status `qmFqrRegisterCB` ( void \* `h_qm_fqr`, `qm_received_frame_callback_t` \* `f_callback`, void \* `h_app` )

Register a callback routine to be called when a frame comes from this FQ-Range

## Parameters

in	<i>h_qm_fqr</i>	- A handle to a QM-FQR Module.
in	<i>f_callback</i>	- An application callback
in	<i>h_app</i>	- User's application descriptor

## Returns

E\_OK on success; Error code otherwise.

## Warning

Allowed only following QM\_FQR\_Create().

**3.7.7.4.5.3.2 uint32\_t qmFqrGetFqid ( void \* *h\_qm\_fqr* )**

Returned the Fqid base of the FQ-Range

## Parameters

in	<i>h_qm_fqr</i>	- A handle to a QM-FQR Module.
----	-----------------	--------------------------------

## Returns

Fqid base.

## Warning

Allowed only following QM\_FQR\_Create().

**3.7.7.4.5.3.3 uint32\_t qmFqrGetCounter ( void \* *h\_qm\_fqr*, void \* *h\_qm\_portal*, uint32\_t *fqid\_offset*, qm\_fqr\_counters\_t *counter* )**

Reads one of the QM-FQR counters.

## Parameters

in	<i>h_qm_fqr</i>	- A handle to a QM-FQR Module.
in	<i>h_qm_portal</i>	- A handle to a QM Portal Module; NOTE : if NULL, assuming affinity.
in	<i>fqid_offset</i>	- Fqid offset within the FQ-Range.
in	<i>counter</i>	- The requested counter.

## DPAA Module API

Returns

Counter's current value.

Warning

Allowed only following QM\_FQR\_Create(); fqid\_offset cannot be equal to QM\_FQR\_ALL\_QU→  
EUES.

### **3.7.7.4.5.3.4 os\_status qmFqrEnqueue ( void \* h\_qm\_fqr, void \* h\_qm\_portal, uint32\_t fqid\_offset, dpaa\_fd\_t \* frame )**

Enqueue the frame into the FQ to be transmitted.

Parameters

in	<i>h_qm_fqr</i>	- A handle to a QM-FQR Module.
in	<i>h_qm_portal</i>	- A handle to a QM Portal Module; NOTE : if NULL, assuming affinity.
in	<i>fqid_offset</i>	- Fqid offset within the FQ-Range.
in	<i>frame</i>	- Pointer to the frame to be enqueued.

Returns

E\_OK on success; Error code otherwise.

Warning

Allowed only following QM\_FQR\_Create(); fqid\_offset cannot be equal to QM\_FQR\_ALL\_QU→  
EUES.

## **3.7.7.4.5.4 QM Congestion Group API**

### **3.7.7.4.5.4.1 Overview**

QM-CG API functions, definitions and enums.

#### **Modules**

- [QM-Congestion Group Initialization](#)
- [QM-CG Runtime](#)

### **3.7.7.4.5.4.2 QM-Congestion Group Initialization**

#### **3.7.7.4.5.4.3 Overview**

QM-CG Initialization Unit

## Data Structures

- struct `qm_cg_wred_curve_t`
- struct `qm_cg_wred_params_t`
- struct `qm_cg_params_t`

## Functions

- void \* `qmCgCreate (qm_cg_params_t *cg_params)`
- os\_status `qmCgFree (void *h_qm_cg)`

### 3.7.7.4.5.4.4 Data Structure Documentation

#### 3.7.7.4.5.4.5 struct `qm_cg_wred_curve_t`

structure representing QM CG WRED curve

##### Data Fields

- uint32\_t `max_th`
- uint32\_t `min_th`
- uint8\_t `probability_denominator`

#### 3.7.7.4.5.4.6 struct `qm_cg_wred_params_t`

structure representing QM CG WRED parameters

#### 3.7.7.4.5.4.7 struct `qm_cg_params_t`

structure representing QM CG configuration parameters

##### Data Fields

- void \* `h_qm`
- void \* `h_qm_portal`
- bool `frame_count`
- bool `wred_enable`
- `qm_cg_wred_params_t wred_params`
- bool `tail_drop_enable`
- uint32\_t `threshold`
- bool `notify_dc_portal`
- `dpaa_dc_portal_t dc_portal_id`
- `qm_exceptions_callback_t * f_exception`
- void \* `h_app`

### 3.7.7.4.5.4.8 Function Documentation

#### 3.7.7.4.5.4.9 void\* `qmCgCreate ( qm_cg_params_t * cg_params )`

Create and configure a congestion Group.

## DPAA Module API

Parameters

in	<i>cg_params</i>	- CG parameters
----	------------------	-----------------

Returns

A handle to the CG module

Warning

Allowed only following [qmInit\(\)](#).

### 3.7.7.4.5.4.10 os\_status qmCgFree ( void \* *h\_qm\_cg* )

Deleting and free all resources of an initialized CG.

Parameters

in	<i>h_qm_cg</i>	- A handle to a QM-CG Module.
----	----------------	-------------------------------

Returns

OS\_SUCCESS on success; Error code otherwise.

Warning

Allowed only following [qmInit\(\)](#) and [qmCgCreate\(\)](#) for this CG.

### 3.7.7.4.5.4.11 QM-CG Runtime

### 3.7.7.4.5.4.12 Overview

QM-CG Runtime API functions, definitions and enums.

#### Data Structures

- struct [qm\\_cg\\_modify\\_wred\\_params\\_t](#)

#### Enumerations

- enum [qm\\_cg\\_color\\_t](#)

#### Functions

- [os\\_status qmCgSetException](#) (void \**h\_qm\_cg*, [qm\\_exceptions\\_t](#) exception, bool enable)
- [os\\_status qmCgModifyWredCurve](#) (void \**h\_qm\_cg*, [qm\\_cg\\_modify\\_wred\\_params\\_t](#) \**qm\_cg\_modify\_params*)
- [os\\_status qmCgModifyTailDropThreshold](#) (void \**h\_qm\_cg*, uint32\_t threshold)

### 3.7.7.4.5.4.13 Data Structure Documentation

#### 3.7.7.4.5.4.14 struct qm\_cg\_modify\_wred\_params\_t

structure representing QM CG modification parameters

#### 3.7.7.4.5.4.15 Enumeration Type Documentation

#### 3.7.7.4.5.4.16 enum qm\_cg\_color\_t

structure representing QM CG WRED colors

#### 3.7.7.4.5.4.17 Function Documentation

#### 3.7.7.4.5.4.18 os\_status qmCgSetException ( **void \* h\_qm\_cg, qm\_exceptions\_t exception, bool enable** )

Set CG exception.

Parameters

in	<i>h_qm_cg</i>	- A handle to a QM-CG Module.
in	<i>exception</i>	- exception enum
in	<i>enable</i>	- TRUE to enable, FALSE to disable.

Returns

E\_OK on success; Error code otherwise.

Warning

Allowed only following QM\_Init() and QM(CG)\_Create() for this CG.

#### 3.7.7.4.5.4.19 os\_status qmCgModifyWredCurve ( **void \* h\_qm\_cg, qm\_cg\_modify\_wred\_params\_t \* qm\_cg\_modify\_params** )

Change WRED curve parameters for a selected color.

Note that this routine may be called only for valid CG's that already have been configured for WRED, and only need a change in the WRED parameters.

## DPAA Module API

Parameters

in	<i>h_qm_cg</i>	- A handle to a QM-CG Module.
in	<i>qm_cg_&lt;-- modify_params</i>	- A structure of new WRED parameters.

Returns

E\_OK on success; Error code otherwise.

Warning

Allowed only following QM\_Init() and QM(CG)\_Create() for this CG.

### 3.7.7.4.5.4.20 os\_status qmCgModifyTailDropThreshold ( void \* *h\_qm\_cg*, uint32\_t *threshold* )

Change WRED curve parameters for a selected color.

Note that this routine may be called only for valid CG's that already have been configured for tail drop, and only need a change in the threshold value.

Parameters

in	<i>h_qm_cg</i>	- A handle to a QM-CG Module.
in	<i>threshold</i>	- New threshold.

Returns

E\_OK on success; Error code otherwise.

Warning

Allowed only following QM\_Init() and QM(CG)\_Create() for this CG.

## 3.7.7.5 PDSCH Initialization

### 3.7.7.5.1 Overview

PDSCH device initialization API

#### Data Structures

- struct [pdsch\\_config\\_param\\_t](#)
- struct [pdsch\\_open\\_params\\_t](#)
- struct [maple\\_pdsch\\_ch\\_add\\_int\\_params\\_t](#)
- struct [maple\\_pdsch\\_ch\\_open\\_params\\_t](#)

## Macros

- #define PDSCH\_MAX\_USER\_PER\_SLOT 200
- #define PDSCH\_CW\_PER\_USER 2
- #define PDSCH\_VANT\_LAYERS 8

## TypeDefs

- typedef void(\* maple\_pdsch\_int\_cb\_t )(uint32\_t status, os\_virt\_ptr bd\_addr)
- typedef maple\_pe\_init\_params\_t maple\_pdsch\_init\_params\_t
- typedef struct  
maple\_pe\_init\_params\_s maple\_pdsch\_init\_params\_s

## Enumerations

- enum {
 MAPLE\_PDSCH\_BF\_CONFIG\_CSRS = 0, MAPLE\_PDSCH\_BF\_CONFIG\_MBSFNRS = 1, MAPLE\_PDSCH\_BF\_CONFIG\_POSRS = 2,
 MAPLE\_PDSCH\_BF\_CONFIG\_PSS = 3, MAPLE\_PDSCH\_BF\_CONFIG\_SSS = 4, MAPLE\_PDSCH\_BF\_CONFIG\_CSIRS = 5,
 MAPLE\_PDSCH\_BF\_CONFIG\_PBCH = 6, MAPLE\_PDSCH\_BF\_CONFIG\_UE = 7 }
- enum {
 MAPLE\_PDSCH\_1\_BF\_MATRIX\_1\_RB\_RS = 0x00000000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_1\_2\_RB\_RS = 0x00010000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_1\_3\_RB\_RS = 0x00020000,
 MAPLE\_PDSCH\_1\_BF\_MATRIX\_1\_4\_RB\_RS = 0x00030000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_1\_6\_RB\_RS = 0x00040000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_1\_12\_RB\_RS = 0x00050000,
 MAPLE\_PDSCH\_1\_BF\_MATRIX\_1\_24\_RB\_RS = 0x00060000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_ALL\_RB\_RS = 0x00070000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_25\_RB\_RS = 0x00080000,
 MAPLE\_PDSCH\_1\_BF\_MATRIX\_20\_RB\_RS = 0x00090000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_15\_RB\_RS = 0x000A0000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_10\_RB\_RS = 0x000B0000,
 MAPLE\_PDSCH\_1\_BF\_MATRIX\_5\_RB\_RS = 0x000C0000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_4\_RB\_RS = 0x000D0000, MAPLE\_PDSCH\_1\_BF\_MATRIX\_3\_RB\_RS = 0x000E0000,
 MAPLE\_PDSCH\_1\_BF\_MATRIX\_2\_RB\_RS = 0x000F0000 }
- enum {
 MAPLE\_PDSCH\_STEERING\_USER\_HEADER\_PTR = 0, MAPLE\_PDSCH\_STEERING\_CW\_HEADER\_PTR = 1, MAPLE\_PDSCH\_STEERING\_RB\_MAP\_TABLE\_PTR = 2,
 MAPLE\_PDSCH\_STEERING\_UE\_RS\_HEADER\_PTR = 3, MAPLE\_PDSCH\_STEERING\_ANT0\_DATA\_PTR = 4, MAPLE\_PDSCH\_STEERING\_ANT1\_DATA\_PTR = 5,
 MAPLE\_PDSCH\_STEERING\_ANT2\_DATA\_PTR = 6, MAPLE\_PDSCH\_STEERING\_ANT3\_DATA\_PTR = 7, MAPLE\_PDSCH\_STEERING\_ANT4\_DATA\_PTR = 8,
 MAPLE\_PDSCH\_STEERING\_ANT5\_DATA\_PTR = 9, MAPLE\_PDSCH\_STEERING\_ANT6\_DATA\_PTR = 10, MAPLE\_PDSCH\_STEERING\_ANT7\_DATA\_PTR = 11,
 MAPLE\_PDSCH\_STEERING\_EXT\_OFDM\_INPUT\_PTR = 12, MAPLE\_PDSCH\_STEERING\_EXT\_OFDM\_OUTPUT\_PTR = 13 }

## DPAA Module API

```

_BF_PTR = 13, MAPLE_PDSCH_STEERING_SM_PTR = 14,
MAPLE_PDSCH_STEERING_PSS_SSS_INPUT_PTR = 15, MAPLE_PDSCH_STEERING_T←
B_INPUT_PTR = 16, MAPLE_PDSCH_STEERING_DNOSIBA_PTR = 17,
MAPLE_PDSCH_STEERING_BF_COEFF_PTR = 18, MAPLE_PDSCH_STEERING_POD_P←
TR = 19, MAPLE_PDSCH_STEERING_PID_PTR = 20,
MAPLE_PDSCH_STEERING_PM_PTR = 21, MAPLE_PDSCH_STEERING_PAD_PTR = 22,
MAPLE_PDSCH_STEERING_IMPORT_PTR = 23,
MAPLE_PDSCH_STEERING_CSI_HEADER_PTR = 24, MAPLE_PDSCH_STEERING_CSR←
S_HEADER_PTR = 25 }
• enum { MAPLE_PDSCH_SYMBOL_INT, MAPLE_PDSCH_ACK_INT, MAPLE_PDSCH_NU←
M_ADD_INT }
```

### Functions

- os\_status maplePdschInitialize (maple\_pdsch\_init\_params\_s \*init\_params, unsigned int num\_devices, os\_status(\*channel\_dispatch)(void \*channel, void \*jobs, int \*num\_jobs), void(\*channel\_reap)(void \*channel, void \*maple))

### MAPLE PDSCH FLAGS for `maple_pe_ch_open_params_t.bf_config[x][sector]`

- #define MAPLE\_PDSCH\_CONFIG\_BF\_EN 0x80000000
- #define MAPLE\_PDSCH\_CONFIG\_BF\_OFFSET((uint16\_t)BF\_OFFSET << 2)

### MAPLE PDSCH Device Names and IDs

- #define PDSCH\_DEV\_ID\_0 0
- #define PDSCH\_DEV\_ID\_1 1
- #define MAPLE\_0\_PDSCH\_NAME "PDSCH0"
- #define MAPLE\_1\_PDSCH\_NAME "PDSCH1"

### PDSCH EDF General Configuration Parameter flags; Used for `maple_pdsch_edf_init_params_t.M← PDSCHCP`

- enum
- #define PDSCH\_SYNC\_ENALE 0x00008000
- #define PDSCH\_IFFT\_DISABLE 0x00004000
- #define PDSCH\_DNOsd 0x00002000
- #define PDSCH\_MNOSEM\_EN 0x00001000

### PDSCH EDF Target Antenna Configuration Structure parameters;

Used for `maple_pdsch_edf_init_params_t.MPTACSSs [NUM_SECTOR] [x]`

- enum {
 PDSCH\_SSS\_TGT\_ANT = 0, PDSCH\_PSS\_TGT\_ANT = 1, PDSCH\_ALT\_DBW\_PARAM = 3,
 PDSCH\_POS\_TGT\_ANT = 12, PDSCH\_MBSFN\_TGT\_ANT = 13 }

- enum `pdsch_mode_alt_dbw_t` {
   
`PDSCH_MODE_ALT_DBW_72_SAMPLES` = 0x00000000, `PDSCH_MODE_ALT_DBW_180_SAMPLES` = 0x00000001, `PDSCH_MODE_ALT_DBW_512_SAMPLES` = 0x00000002,
   
`PDSCH_MODE_ALT_DBW_1024_SAMPLES` = 0x00000003, `PDSCH_MODE_ALT_DBW_1536_SAMPLES` = 0x00000004, `PDSCH_MODE_ALT_DBW_2048_SAMPLES` = 0x00000005
 }
- #define `PDSCH_MODE_ALT_DBW_EN` 0x00000008

### PDSCH EDF Sector Configuration Parameter flags:

Used for `maple_pdsch_edf_init_params_t.MPSCPs[NUM_SECTOR]`

- enum {
   
`PDSCH_SECTOR_BA_ALLOCATION_0` = 0x00000000, `PDSCH_SECTOR_BA_ALLOCATION_1` = 0x01000000, `PDSCH_SECTOR_BA_ALLOCATION_2` = 0x02000000,
   
`PDSCH_SECTOR_BA_ALLOCATION_3` = 0x03000000, `PDSCH_SECTOR_BA_ALLOCATION_4` = 0x04000000, `PDSCH_SECTOR_BA_ALLOCATION_5` = 0x05000000,
   
`PDSCH_SECTOR_BA_ALLOCATION_6` = 0x06000000, `PDSCH_SECTOR_BA_ALLOCATION_7` = 0x07000000
 }
- enum {
   
`PDSCH_SECTOR_RES_ALLOCATION_0` = 0x00000000, `PDSCH_SECTOR_RES_ALLOCATION_1` = 0x10000000, `PDSCH_SECTOR_RES_ALLOCATION_2` = 0x20000000,
   
`PDSCH_SECTOR_RES_ALLOCATION_3` = 0x30000000, `PDSCH_SECTOR_RES_ALLOCATION_4` = 0x40000000, `PDSCH_SECTOR_RES_ALLOCATION_5` = 0x50000000,
   
`PDSCH_SECTOR_RES_ALLOCATION_6` = 0x60000000, `PDSCH_SECTOR_RES_ALLOCATION_7` = 0x70000000
 }
- enum { `PDSCH_NUM_CELL_REF_PORTS_1` = 0x00000000, `PDSCH_NUM_CELL_REF_PORTS_2` = 0x00400000, `PDSCH_NUM_CELL_REF_PORTS_4` = 0x00800000 }
- enum { `PDSCH_USE_1_FTPE` = 0x00001000, `PDSCH_USE_2_FTPE` = 0x00002000, `PDSCH_USE_3_FTPE` = 0x00003000 }
- enum { `PDSCH_NUM_PBCH_ANT_PORTS_2` = 0x00000000, `PDSCH_NUM_PBCH_ANT_PORTS_4` = 0x00000800 }
- enum {
   
`PDSCH_NUM_VIRT_ANT_1` = 0x00000000, `PDSCH_NUM_VIRT_ANT_2` = 0x00000100, `PDSCH_NUM_VIRT_ANT_4` = 0x00000300,
   
`PDSCH_NUM_VIRT_ANT_8` = 0x00000700
 }
- enum {
   
`PDSCH_NUM_PHYS_ANT_1` = 0x00000000, `PDSCH_NUM_PHYS_ANT_2` = 0x00000010, `PDSCH_NUM_PHYS_ANT_4` = 0x00000030,
   
`PDSCH_NUM_PHYS_ANT_8` = 0x00000070
 }
- enum `pdsch_mode_sys_bw_t` {
   
`PDSCH_MODE_BW_1_4MHZ` = 0x00000000, `PDSCH_MODE_BW_3MHZ` = 0x00000001, `PDSCH_MODE_BW_5MHZ` = 0x00000002,
   
`PDSCH_MODE_BW_10MHZ` = 0x00000003, `PDSCH_MODE_BW_15MHZ` = 0x00000004, `PDSCH_MODE_BW_20MHZ` = 0x00000005
 }
- INLINE `uint32_t PDSCH_SECTOR_BA(uint8_t S_BA)`
- #define `PDSCH_CYCLIC_ENALE` 0x00004000

## DPAA Module API

- #define PDSCH\_CYCLIC\_ENABLE PDSCH\_CYCLIC\_ENALE
- #define PDSCH\_BF\_ENABLE 0x00000008

### 3.7.7.5.2 Data Structure Documentation

#### 3.7.7.5.2.1 struct pdsch\_config\_param\_t

PDSCH sector configuration parameters.

##### Data Fields

- uint32\_t mnos:4
- uint32\_t cell\_id:9
- uint32\_t mbsfn\_id:9

##### 3.7.7.5.2.1.1 Field Documentation

###### 3.7.7.5.2.1.2 uint32\_t pdsch\_config\_param\_t::mnos

Maximum Number of OFDM Symbols; Valid only if SYNC\_FLOW == 1 & IFFT\_DIS == 0.

Valid values: 2 to 15

###### 3.7.7.5.2.1.3 uint32\_t pdsch\_config\_param\_t::cell\_id

Cell ID number; Valid values: 0...503.

###### 3.7.7.5.2.1.4 uint32\_t pdsch\_config\_param\_t::mbsfn\_id

MBSFN ID used for scrambling initialization calculation of MBSFN.

#### 3.7.7.5.2.2 struct pdsch\_open\_params\_t

PDSCH open device LLD parameters.

##### Data Fields

- void \* maple\_handle
- void \* antx\_out\_addr [MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]
- uint32\_t antx\_out\_size [MAPLE\_NUM\_SECTORS]
- pdsch\_config\_param\_t cell\_config [MAPLE\_NUM\_SECTORS]
- uint32\_t bf\_config [MAPLE\_PDSCH\_BF\_CONFIG\_LAST][MAPLE\_NUM\_SECTORS]

##### 3.7.7.5.2.2.1 Field Documentation

###### 3.7.7.5.2.2.2 void\* pdsch\_open\_params\_t::maple\_handle

Handle returned from `osCopDeviceOpen()` for MAPLE controller.

**3.7.7.5.2.2.3 void\* pdsch\_open\_params\_t::antx\_out\_addr[MAPLE\_NUM\_SECTORS][MAPLE\_NUM\_ANT]**

Base addresses of the output buffer of antenna; Driver won't translate these addresses.

**3.7.7.5.2.2.4 uint32\_t pdsch\_open\_params\_t::antx\_out\_size[MAPLE\_NUM\_SECTORS]**

Antenna Output buffer size.

**3.7.7.5.2.2.5 pdsch\_config\_param\_t pdsch\_open\_params\_t::cell\_config[MAPLE\_NUM\_SECTORS]**

Sector configuration.

**3.7.7.5.2.2.6 uint32\_t pdsch\_open\_params\_t::bf\_config[MAPLE\_PDSCH\_BF\_CONFIG\_LAST][MAPLE\_NUM\_SECTORS]**

Beam Forming Configuration.

**3.7.7.5.2.3 struct maple\_pdsch\_ch\_add\_int\_params\_t**

MAPLE PDSCH channel open parameters for symbol interrupt.

**Data Fields**

- uint32\_t int\_enable:1
- uint32\_t multiplexed\_int:1
- os\_hwi\_dispatcher int\_dispatcher
- [maple\\_pdsch\\_int\\_cb\\_t](#) int\_callback
- os\_hwi\_handle int\_num
- os\_hwi\_priority int\_priority

**3.7.7.5.2.3.1 Field Documentation****3.7.7.5.2.3.2 uint32\_t maple\_pdsch\_ch\_add\_int\_params\_t::int\_enable**

Set to 1 to enable symbol interrupt for this channel.

**3.7.7.5.2.3.3 uint32\_t maple\_pdsch\_ch\_add\_int\_params\_t::multiplexed\_int**

Set to 1 for the driver if this is a multiplexed interrupt line, for example if this interrupt line is used for multiple channels.

**3.7.7.5.2.3.4 os\_hwi\_dispatcher maple\_pdsch\_ch\_add\_int\_params\_t::int\_dispatcher**

Interrupt dispatcher to be called when interrupt occurs.

**3.7.7.5.2.3.5 [maple\\_pdsch\\_int\\_cb\\_t](#) maple\_pdsch\_ch\_add\_int\_params\_t::int\_callback**

User call back function to be called on interrupt assertion.

## DPAA Module API

### 3.7.7.5.2.3.6 `os_hwi_handle maple_pdsch_ch_add_int_params_t::int_num`

Which interrupt line on this device should the interrupt handler register to.

### 3.7.7.5.2.3.7 `os_hwi_priority maple_pdsch_ch_add_int_params_t::int_priority`

Interrupt priority.

### 3.7.7.5.2.4 `struct maple_pdsch_ch_open_params_t`

MAPLE PDSCH channel open parameters type.

#### 3.7.7.5.2.4.1 Field Documentation

##### 3.7.7.5.2.4.2 `uint32_t maple_pdsch_ch_open_params_t::flags`

Users should set to 0 prior to setting any of the individual flags to ensure future compatibility.

Future releases may add more optimizations and flags to this 32 bit field. In order to ensure that these features, which will always be enabled by setting the relevant bit(s) to a value other than 0, won't be used unintentionally - the user should set `flags` to 0

##### 3.7.7.5.2.4.3 `uint32_t maple_pdsch_ch_open_params_t::late_pcr_en`

Set to 1 to enable LATE PCR on the channel, if this bit is not set, the LATE PCR will be issued before returning from channel Dispatch.

### 3.7.7.5.3 Macro Definition Documentation

#### 3.7.7.5.3.1 `#define PDSCH_MAX_USER_PER_SLOT 200`

Maximum number of users per slot.

#### 3.7.7.5.3.2 `#define PDSCH_CW_PER_USER 2`

Number of Code Words per user.

#### 3.7.7.5.3.3 `#define PDSCH_VANT_LAYERS 8`

Number of virtual antenna layers.

#### 3.7.7.5.3.4 `#define MAPLE_PDSCH_CONFIG_BF_EN 0x80000000`

Enable BeamForming.

#### 3.7.7.5.3.5 `#define MAPLE_PDSCH_CONFIG_BF_OFFSET( BF_OFFSET ) ((uint16_t)BF_OFFSET << 2)`

`BF_COEFF<slot>_ADDRESS + (BF_OFFSET << 2)` points to the byte address of the first beam forming matrix.

used for BF processing.

#### **3.7.7.5.3.6 #define PDSCH\_SYNC\_ENALE 0x00008000**

Enable synchronized flow for sector NUM\_SECTOR.

#### **3.7.7.5.3.7 #define PDSCH\_IFFT\_DISABLE 0x00004000**

If set, the output of the PDSCH EDF will consist of the data prior to the guard insertion (and IFFT and CP processing)

#### **3.7.7.5.3.8 #define PDSCH\_DNOSD 0x00002000**

DNOS Disable - As response to the DNOS interrupt the MAPLE resets the interrupt bit, decrements the NOS counter and issues an interrupt to the host.

#### **3.7.7.5.3.9 #define PDSCH\_MNOSEM\_EN 0x00001000**

This field enables setting the PD\_UR\_ERRfield when the NNOSE<s>is set.

#### **3.7.7.5.3.10 #define PDSCH\_MODE\_ALT\_DBW\_EN 0x00000008**

ALT\_DBW Enable This bit determines whether S\_BW or ALT\_DBW determines how many input samples are going to be read for IFFT operation as opposed to how many inputs samples are complemented as guardbands.

#### **3.7.7.5.3.11 #define PDSCH\_CYCLIC\_ENALE 0x00004000**

Enable cyclic flow for sector NUM\_SECTOR.

#### **3.7.7.5.3.12 #define PDSCH\_CYCLIC\_ENABLE PDSCH\_CYCLIC\_ENALE**

Enable cyclic flow for sector NUM\_SECTOR.

#### **3.7.7.5.3.13 #define PDSCH\_BF\_ENABLE 0x00000008**

Beam forming of data and UE specific Reference signal is enable for sector NUM\_SECTOR.

### **3.7.7.5.4 Typedef Documentation**

#### **3.7.7.5.4.1 `typedef void(* maple_pdsch_int_cb_t)(uint32_t status, os_virt_ptr bd_addr)`**

Pointer to user call back function to be called on interrupt assertion.

#### **3.7.7.5.4.2 `typedef maple_pe_init_params_t maple_pdsch_init_params_t`**

MAPLE PDSCH initialization parameters type for multiple PEs.

## DPAA Module API

### 3.7.7.5.4.3 `typedef struct maple_pe_init_params_s maple_pdsch_init_params_s`

MAPLE PDSCH initialization parameters type for one PE.

### 3.7.7.5 Enumeration Type Documentation

#### 3.7.7.5.5.1 `anonymous enum`

MAPLE PDSCH BeamForaming configuration pointers mapping.

Use it for accessing relevant `maple_pe_ch_open_params_t.bf_config[x][sector]`

Enumerator

**`MAPLE_PDSCH_BF_CONFIG_CSRS`** CS RS Beam Forming Configuration Parameter.  
**`MAPLE_PDSCH_BF_CONFIG_MBSFNRS`** BSFN RS Beam Forming Configuration Parameter.  
**`MAPLE_PDSCH_BF_CONFIG_POSRS`** POS Beam Forming Configuration Parameter.  
**`MAPLE_PDSCH_BF_CONFIG_PSS`** PSS Beam Forming Configuration Parameter.  
**`MAPLE_PDSCH_BF_CONFIG_SSS`** SSS Beam Forming Configuration Parameter.  
**`MAPLE_PDSCH_BF_CONFIG_CSIRS`** CSI RS Beam Forming Configuration Parameter.  
**`MAPLE_PDSCH_BF_CONFIG_PBCH`** PBCH Beam Forming Configuration Parameter.  
**`MAPLE_PDSCH_BF_CONFIG_UE`** UE Beam Forming Configuration Parameter.

#### 3.7.7.5.5.2 `anonymous enum`

MAPLE PDSCH Number of Resource elements in one Beam Forming Matrix mapping.

`maple_pe_ch_open_params_t.bf_config[MAPLE_PDSCH_BF_CONFIG_n][sector]`; Use for setting the number of resource elements in one beam forming matrix used in `MAPLE_PDSCH_BF_CONFIG_n`.

Enumerator

**`MAPLE_PDSCH_1_BF_MATRIX_1_RB_RS`** One beam forming matrix is handling one full resource block.  
**`MAPLE_PDSCH_1_BF_MATRIX_1_2_RB_RS`** One beam forming matrix is handling 1/2 a resource block.  
**`MAPLE_PDSCH_1_BF_MATRIX_1_3_RB_RS`** One beam forming matrix is handling 1/3 a resource block.  
**`MAPLE_PDSCH_1_BF_MATRIX_1_4_RB_RS`** One beam forming matrix is handling 1/4 a resource block.  
**`MAPLE_PDSCH_1_BF_MATRIX_1_6_RB_RS`** One beam forming matrix is handling 1/6 a resource block.  
**`MAPLE_PDSCH_1_BF_MATRIX_1_12_RB_RS`** One beam forming matrix is handling 1/12 a resource block.  
**`MAPLE_PDSCH_1_BF_MATRIX_1_24_RB_RS`** One beam forming matrix is handling 1/24 a resource block.  
**`MAPLE_PDSCH_1_BF_MATRIX_ALL_RB_RS`** One beam forming matrix is handling all resource blocks.

**MAPLE\_PDSCH\_1\_BF\_MATRIX\_25\_RB\_RS** One beam forming matrix is handling 25 full resource block.

**MAPLE\_PDSCH\_1\_BF\_MATRIX\_20\_RB\_RS** One beam forming matrix is handling 20 full resource block.

**MAPLE\_PDSCH\_1\_BF\_MATRIX\_15\_RB\_RS** One beam forming matrix is handling 15 full resource block.

**MAPLE\_PDSCH\_1\_BF\_MATRIX\_10\_RB\_RS** One beam forming matrix is handling 10 full resource block.

**MAPLE\_PDSCH\_1\_BF\_MATRIX\_5\_RB\_RS** One beam forming matrix is handling 5 full resource block.

**MAPLE\_PDSCH\_1\_BF\_MATRIX\_4\_RB\_RS** One beam forming matrix is handling 4 full resource block.

**MAPLE\_PDSCH\_1\_BF\_MATRIX\_3\_RB\_RS** One beam forming matrix is handling 3 full resource block.

**MAPLE\_PDSCH\_1\_BF\_MATRIX\_2\_RB\_RS** One beam forming matrix is handling 2 full resource block.

### 3.7.7.5.5.3 anonymous enum

MAPLE PDSCH steering bits pointers mapping.

Use it for accessing relevant `maple_pe_ch_open_params_t.ch_params.steering_bits[x]`

Enumerator

**MAPLE\_PDSCH\_STEERING\_USER\_HEADER\_PTR** User Header.

**MAPLE\_PDSCH\_STEERING\_CW\_HEADER\_PTR** Code Word Header.

**MAPLE\_PDSCH\_STEERING\_RB\_MAP\_TABLE\_PTR** RB Mapping Pointer.

**MAPLE\_PDSCH\_STEERING UE\_RS\_HEADER\_PTR** UE RS Header.

**MAPLE\_PDSCH\_STEERING\_ANT0\_DATA\_PTR** Antenna 0 Output.

**MAPLE\_PDSCH\_STEERING\_ANT1\_DATA\_PTR** Antenna 1 Output.

**MAPLE\_PDSCH\_STEERING\_ANT2\_DATA\_PTR** Antenna 2 Output.

**MAPLE\_PDSCH\_STEERING\_ANT3\_DATA\_PTR** Antenna 3 Output.

**MAPLE\_PDSCH\_STEERING\_ANT4\_DATA\_PTR** Antenna 4 Output.

**MAPLE\_PDSCH\_STEERING\_ANT5\_DATA\_PTR** Antenna 5 Output.

**MAPLE\_PDSCH\_STEERING\_ANT6\_DATA\_PTR** Antenna 6 Output.

**MAPLE\_PDSCH\_STEERING\_ANT7\_DATA\_PTR** Antenna 7 Output.

**MAPLE\_PDSCH\_STEERING\_EXT\_OFDM\_INPUT\_PTR** External OFDM symbol input.

**MAPLE\_PDSCH\_STEERING\_BF\_PTR** Beam forming parameters.

**MAPLE\_PDSCH\_STEERING\_SM\_PTR** Spatial Multiplexing parameters.

**MAPLE\_PDSCH\_STEERING\_PSS\_SSS\_INPUT\_PTR** PSS/SSS input data.

**MAPLE\_PDSCH\_STEERING\_TB\_INPUT\_PTR** Transport block Data input.

**MAPLE\_PDSCH\_STEERING\_DNOSIBA\_PTR** Steering for ack address pointer.

**MAPLE\_PDSCH\_STEERING\_BF\_COEFF\_PTR** BF\_COEFFS\_ADDR pointer steering bits.

**MAPLE\_PDSCH\_STEERING\_POD\_PTR** POD\_ADDRESS steering bits.

**MAPLE\_PDSCH\_STEERING\_PID\_PTR** PID\_ADDRESS steering bits.

**MAPLE\_PDSCH\_STEERING\_PM\_PTR** PM\_ADDRESS steering bits.

## DPAA Module API

**MAPLE\_PDSCH\_STEERING\_PAD\_PTR** EXT\_PAD\_ADDRESS steering bits.  
**MAPLE\_PDSCH\_STEERING\_IMPORT\_PTR** EXT\_PAD\_ADDRESS steering bits.  
**MAPLE\_PDSCH\_STEERING\_CSI\_HEADER\_PTR** CSI\_HEADER\_ADDRESS steering bits.  
**MAPLE\_PDSCH\_STEERING\_CSRS\_HEADER\_PTR** CSRS\_HEADER\_ADDRESS steering bits.

### 3.7.7.5.5.4 anonymous enum

MAPLE PDSCH additional interrupts access enumeration.

Enumerator

**MAPLE\_PDSCH\_SYMBOL\_INT** Index of symbol interrupt at maple\_pdsch\_ch\_open\_params\_t.add\_int.  
**MAPLE\_PDSCH\_ACK\_INT** Index of symbol interrupt at maple\_pdsch\_ch\_open\_params\_t.add\_int.  
**MAPLE\_PDSCH\_NUM\_ADD\_INT** Total number of additional PDSCH interrupts.

### 3.7.7.5.5.5 anonymous enum

Total number of sectors handled by PDSCH EDF.

### 3.7.7.5.5.6 anonymous enum

Help enumeration for accessing MPTACSS[NUM\_SECTOR][x].

Enumerator

**PDSCH\_SSS\_TGT\_ANT** Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][PDSC\_H\_SSS\_TGT\_ANT].  
**PDSCH\_PSS\_TGT\_ANT** Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][PDSC\_H\_PSS\_TGT\_ANT].  
**PDSCH\_ALT\_DBW\_PARAM** Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][A\_DBEN + ALT\_DBW].  
**PDSCH\_POS\_TGT\_ANT** Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][PDSC\_H\_POS\_TGT\_ANT].  
**PDSCH\_MBSFN\_TGT\_ANT** Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][P\_DSCH\_MBSFN\_TGT\_ANT].

### 3.7.7.5.5.7 enum pdsch\_mode\_alt\_dbw\_t

Enumerator

**PDSCH\_MODE\_ALT\_DBW\_72\_SAMPLES** 72 Samples  
**PDSCH\_MODE\_ALT\_DBW\_180\_SAMPLES** 180 Samples  
**PDSCH\_MODE\_ALT\_DBW\_512\_SAMPLES** 512 Samples  
**PDSCH\_MODE\_ALT\_DBW\_1024\_SAMPLES** 1024 Samples  
**PDSCH\_MODE\_ALT\_DBW\_1536\_SAMPLES** 1536 Samples  
**PDSCH\_MODE\_ALT\_DBW\_2048\_SAMPLES** 2048 Samples

### 3.7.7.5.5.8 anonymous enum

Enumerator

- PDSCH\_SECTOR\_BA\_ALLOCATION\_0** The sector is allocated starting Address 0 ... (SR + 1) (SECTOR\_RES\_ALLOCATION). Two sectors are not allowed to share the same resources.
- PDSCH\_SECTOR\_BA\_ALLOCATION\_1** The sector is allocated starting Address 1 ... 1 + (SR + 1) (SECTOR\_RES\_ALLOCATION). Two sectors are not allowed to share the same resources.
- PDSCH\_SECTOR\_BA\_ALLOCATION\_2** The sector is allocated starting Address 2 ... 2 + (SR + 1) (SECTOR\_RES\_ALLOCATION). Two sectors are not allowed to share the same resources.
- PDSCH\_SECTOR\_BA\_ALLOCATION\_3** The sector is allocated starting Address 3 ... 3 + (SR + 1) (SECTOR\_RES\_ALLOCATION). Two sectors are not allowed to share the same resources.
- PDSCH\_SECTOR\_BA\_ALLOCATION\_4** The sector is allocated starting Address 4 ... 4 + (SR + 1) (SECTOR\_RES\_ALLOCATION). Two sectors are not allowed to share the same resources.
- PDSCH\_SECTOR\_BA\_ALLOCATION\_5** The sector is allocated starting Address 5 ... 5 + (SR + 1) (SECTOR\_RES\_ALLOCATION). Two sectors are not allowed to share the same resources.
- PDSCH\_SECTOR\_BA\_ALLOCATION\_6** The sector is allocated starting Address 6 ... 6 + (SR + 1) (SECTOR\_RES\_ALLOCATION). Two sectors are not allowed to share the same resources.
- PDSCH\_SECTOR\_BA\_ALLOCATION\_7** The sector is allocated starting Address 7 ... 7 + (SR + 1) (SECTOR\_RES\_ALLOCATION). Two sectors are not allowed to share the same resources.

### 3.7.7.5.5.9 anonymous enum

Enumerator

- PDSCH\_SECTOR\_RES\_ALLOCATION\_0** The sector is allocated maximum 10 users, 10 UE Specific RS tokens & 7 KB of beam forming coefficients per slot.
- PDSCH\_SECTOR\_RES\_ALLOCATION\_1** The sector is allocated maximum 55 users, 50 UE Specific RS tokens & 14 KB of beam forming coefficients per slot.
- PDSCH\_SECTOR\_RES\_ALLOCATION\_2** The sector is allocated maximum 100 users, 75 UE Specific RS tokens & 21 KB of beam forming coefficients per slot.
- PDSCH\_SECTOR\_RES\_ALLOCATION\_3** The sector is allocated maximum 145 users, 100 U<sub>E</sub> Specific RS tokens & 28 KB of beam forming coefficients per slot.
- PDSCH\_SECTOR\_RES\_ALLOCATION\_4** The sector is allocated maximum 190 users, 125 U<sub>E</sub> Specific RS tokens & 35 KB of beam forming coefficients per slot.
- PDSCH\_SECTOR\_RES\_ALLOCATION\_5** The sector is allocated maximum 235 users, 150 U<sub>E</sub> Specific RS tokens & 42 KB of beam forming coefficients per slot.
- PDSCH\_SECTOR\_RES\_ALLOCATION\_6** The sector is allocated maximum 280 users, 175 U<sub>E</sub> Specific RS tokens & 49 KB of beam forming coefficients per slot.
- PDSCH\_SECTOR\_RES\_ALLOCATION\_7** The sector is allocated maximum 325 users, 200 U<sub>E</sub> Specific RS tokens & 56 KB of beam forming coefficients per slot.

### 3.7.7.5.5.10 anonymous enum

Sector's Resources allocation.

Number of Cell Specific Reference Signal Ports for sector NUM\_SECTOR ; CS\_RS\_PORTS

## DPAA Module API

Enumerator

- PDSCH\_NUM\_CELL\_REF\_PORTS\_1* 1 Cell Specific Reference Signal Port.
- PDSCH\_NUM\_CELL\_REF\_PORTS\_2* 2 Cell Specific Reference Signal Ports.
- PDSCH\_NUM\_CELL\_REF\_PORTS\_4* 4 Cell Specific Reference Signal Ports.

### 3.7.7.5.5.11 anonymous enum

This field specifies the number of eFTPE2 engines that are used by the PDSCH2\_EDF.

Enumerator

- PDSCH\_USE\_1\_FTPE* eFTPE2\_0 is used for PDSCH2\_EDF processing.
- PDSCH\_USE\_2\_FTPE* eFTPE0, eFTPE1 and eFTPE2 are used for PDSCH2\_EDF processing.
- PDSCH\_USE\_3\_FTPE* eFTPE0, eFTPE1 and eFTPE2 are used for PDSCH2\_EDF processing.

### 3.7.7.5.5.12 anonymous enum

Sector NUM\_SECTOR Number Of PBCH Antenna Ports.

Enumerator

- PDSCH\_NUM\_PBCH\_ANT\_PORTS\_2* 1 or 2 PBCH Antenna Ports should be taken into account when processing positioning reference signals.
- PDSCH\_NUM\_PBCH\_ANT\_PORTS\_4* 4 PBCH Antenna Ports should be taken into account when processing positioning reference signals.

### 3.7.7.5.5.13 anonymous enum

Number of virtual Antennas.

Enumerator

- PDSCH\_NUM\_VIRT\_ANT\_1* 1 virtual antenna.
- PDSCH\_NUM\_VIRT\_ANT\_2* 2 virtual antennas.
- PDSCH\_NUM\_VIRT\_ANT\_4* 4 virtual antennas.
- PDSCH\_NUM\_VIRT\_ANT\_8* 8 virtual antennas.

### 3.7.7.5.5.14 anonymous enum

Number of physical Antennas.

Enumerator

- PDSCH\_NUM\_PHYS\_ANT\_1* 1 Physical antenna.
- PDSCH\_NUM\_PHYS\_ANT\_2* 2 Physical antennas.
- PDSCH\_NUM\_PHYS\_ANT\_4* 4 Physical antennas.
- PDSCH\_NUM\_PHYS\_ANT\_8* 8 Physical antennas.

### 3.7.7.5.5.15 enum pdsch\_mode\_sys\_bw\_t

This field specifies the System Bandwidth of Sector NUM\_SECTOR.

Enumerator

<b>PDSCH_MODE_BW_1_4MHZ</b>	1.4 MHZ (15 RBs and 180 SC)
<b>PDSCH_MODE_BW_3MHZ</b>	3 MHZ (15 RBs and 180 SC)
<b>PDSCH_MODE_BW_5MHZ</b>	5 MHZ (25 RBs and 300 SC)
<b>PDSCH_MODE_BW_10MHZ</b>	10 MHZ (50 RBs and 600 SC)
<b>PDSCH_MODE_BW_15MHZ</b>	15 MHz (75 RBs and 900 SC)
<b>PDSCH_MODE_BW_20MHZ</b>	20 MHZ (100 RBs and 1200 SC)

### 3.7.7.5.6 Function Documentation

#### 3.7.7.5.6.1 INLINE uint32\_t PDSCH\_SECTOR\_BA ( uint8\_t S\_BA )

calculates S\_BA value for the sector

Parameters

in	S_BA	- Sector Base Address - specifies the starting location of the resources allocated to the sector. A sector is allocated SR+1 resources and their indexes are S_BA, S_BA+1... S_BA+SR. Two sectors are not allowed to share the same resources
----	------	---

Returns

32 bits word with S\_BA calculated value.

#### 3.7.7.5.6.2 os\_status maplePdschInitialize ( maple\_pdsch\_init\_params\_s \* init\_params, unsigned int num\_devices, os\_status(\*)(void \*channel, void \*jobs, int \*num\_jobs) channel\_dispatch, void(\*)(void \*channel, void \*maple) channel\_reap )

Initializes the PDSCH driver's structures

Parameters

in	init_params	- PDSCH Initialization parameters
----	-------------	-----------------------------------

## DPAA Module API

in	<i>num_devices</i>	- Number of PDSCH devices
in	<i>channel_dispatch</i>	- Pointer to channel dispatch function
in	<i>channel_reap</i>	- Pointer to channel reap function

Returns

OS\_SUCCESS

Warning

This function is generally called by `osArchInitialize()` as part of the kernel and drivers

### 3.7.7.6 PDSCH Runtime

#### 3.7.7.6.1 Overview

PDSCH Runtime API

#### Data Structures

- struct `pdsch_sec_reconfig_param_t`
- struct `maple_pdsch_alt_dbw_conf_t`

#### Macros

- #define `PDSCH_DEV_CMD_RECONF_SEC_MASK` (0xF0F30F7F)

#### MAPLE PDSCH Device Control Commands.

- #define `PDSCH_DEV_CMD_RECONF_SEC` (0x00000100 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_RECONF_SEC_NON_BLOCKING` (`PDSCH_DEV_CMD_REC_ONF_SEC` | COP\_NON\_BLOCKING\_COMMAND)
- #define `PDSCH_DEV_CMD_FULL_RECONF_SEC` (0x00000200 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_FULL_RECONF_SEC_NON_BLOCKING` (`PDSCH_DEV_CMD_REC_FULL_RECONF_SEC` | COP\_NON\_BLOCKING\_COMMAND)
- #define `PDSCH_DEV_CMD_PAD_DATA_SET` (0x00000300 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_PAD_DATA_SET_NON_BLOCKING` (`PDSCH_DEV_CMD_PAD_DATA_SET` | COP\_NON\_BLOCKING\_COMMAND)
- #define `PDSCH_DEV_CMD_DBG_GET_SECTOR_QUEUES` (0x00000400 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_SET_CELL_CONFIG_0` (0x00000500 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_SET_CELL_CONFIG_1` (0x00000600 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_CONFIG_ALT_DBW` (0x00000700 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_DBG_GET_SECTOR_STATUS` (0x00000800 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_PAD_DATA1_SET` (0x00000900 | COP\_LLD\_COMMAND)
- #define `PDSCH_DEV_CMD_PAD_DATA2_SET` (0x00000a00 | COP\_LLD\_COMMAND)

## MAPLE PDSCH Channel Control Commands

- #define `PDSCH_CH_CMD_RX_POLL` MAPLE\_PE\_CH\_CMD\_RX\_POLL
- #define `PDSCH_CH_CMD_VIRT_TRANS_ENABLE` MAPLE\_PE\_CH\_CMD\_VIRT\_TRANS\_ENABLE
- #define `PDSCH_CH_CMD_VIRT_TRANS_DISABLE` MAPLE\_PE\_CH\_CMD\_VIRT\_TRANS\_DISABLE
- #define `PDSCH_CH_CMD_GO` MAPLE\_PE\_CH\_CMD\_GO
- #define `PDSCH_CH_CMD_INFO_GET` MAPLE\_PE\_CH\_INFO\_GET
- #define `PDSCH_CH_CMD_GET_NUM_SYMS_DONE` (0x00000001 | COP\_LLD\_COMMAND)
- #define `PDSCH_CH_CMD_UPDATE_BEFORE_LATE_PCR` (0x00000002 | COP\_LLD\_COMMAND)
- #define `PDSCH_CH_CMD_UPDATE_BEFORE_EXT` (0x00000003 | COP\_LLD\_COMMAND)

### 3.7.7.6.2 Data Structure Documentation

#### 3.7.7.6.2.1 struct pdsch\_sec\_reconfig\_param\_t

PDSCH sector reconfiguration parameters.

##### Data Fields

- `pdsch_config_param_t` `cell_config`
- `uint32_t` `sec_num`: 8
- `uint32_t` `ant_out_size`
- `void *` `antx_out_addr` [MAPLE\_NUM\_ANT]
- `uint32_t *` `bf_config`
- `uint8_t` `sss_tgt`
- `uint8_t` `pss_tgt`
- `uint16_t` `alt_dbw_en`: 1
- `uint16_t` `alt_dbw`: 3
- `uint16_t` `alt_bw_conf`
- `void *` `dnosiba`
- `uint32_t` `dnosid`
- `uint8_t` `pos_tgt`
- `uint8_t` `mbsfn_tgt`
- `uint32_t` `sr`: 3
- `uint32_t` `s_ba`: 3
- `uint32_t` `cs_rs_ports`: 2
- `uint32_t` `cyclic_out`: 1
- `uint32_t` `efsel`: 2
- `uint32_t` `pbch_ports`: 1
- `uint32_t` `s_nva`: 3
- `uint32_t` `s_npa`: 3
- `uint32_t` `s_bfe`: 1
- `uint32_t` `pdsch_api`

##### 3.7.7.6.2.1.1 Field Documentation

###### 3.7.7.6.2.1.2 `pdsch_config_param_t` `pdsch_sec_reconfig_param_t::cell_config`

Sector configuration.

## DPAA Module API

### 3.7.7.6.2.1.3 `uint32_t pdsch_sec_reconfig_param_t::sec_num`

0 - 3 number indicating sector number to be updated

### 3.7.7.6.2.1.4 `uint32_t pdsch_sec_reconfig_param_t::ant_out_size`

Antenna Output buffer size.

### 3.7.7.6.2.1.5 `void* pdsch_sec_reconfig_param_t::antx_out_addr[MAPLE_NUM_ANT]`

Base addresses of the output buffer of antenna; Driver won't translate these addresses.

### 3.7.7.6.2.1.6 `uint8_t pdsch_sec_reconfig_param_t::sss_tgt`

Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][PDSCH\_SSS\_TGT\_ANT].

### 3.7.7.6.2.1.7 `uint8_t pdsch_sec_reconfig_param_t::pss_tgt`

Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][PDSCH\_PSS\_TGT\_ANT].

### 3.7.7.6.2.1.8 `uint16_t pdsch_sec_reconfig_param_t::alt_dbw_en`

ALT\_DBW Enable - This bit determines whether S\_BW or ALT\_DBW determines how many input samples are going to be read for IFFT operation as opposed to how many inputs samples are complemented as guardbands.

### 3.7.7.6.2.1.9 `uint16_t pdsch_sec_reconfig_param_t::alt_dbw`

ALT\_DBW - If ALT\_DBW is enabled, This bit determines how many input samples are going to be read for IFFT operation as opposed to how many inputs samples are complemented as guardbands.

can be used with pdsch\_mode\_alt\_dbw\_t enum.

### 3.7.7.6.2.1.10 `uint16_t pdsch_sec_reconfig_param_t::alt_bw_conf`

ALT\_DBW - This bit fields determines whether S\_BW or ALT\_DBW determines how many input samples are going to be read for IFFT operation as opposed to how many inputs samples are complemented as guardbands.

### 3.7.7.6.2.1.11 `void* pdsch_sec_reconfig_param_t::dnosiba`

DNOS Interrupt Base Address.

### 3.7.7.6.2.1.12 `uint32_t pdsch_sec_reconfig_param_t::dnosid`

DNOS Interrupt data.

### 3.7.7.6.2.1.13 `uint8_t pdsch_sec_reconfig_param_t::pos_tgt`

Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][PDSCH\_POS\_TGT\_ANT].

**3.7.7.6.2.1.14 uint8\_t pdsch\_sec\_reconfig\_param\_t::mbsfn\_tgt**

Set antennas targeting bit mask at MPTACSS[NUM\_SECTOR][PDSCH\_MBSFN\_TGT\_ANT].

**3.7.7.6.2.1.15 uint32\_t pdsch\_sec\_reconfig\_param\_t::sr**

Sector Resources.

**3.7.7.6.2.1.16 uint32\_t pdsch\_sec\_reconfig\_param\_t::s\_ba**

Sector Base Address.

This field specifies the starting location of the resources allocated to the sector. A sector is allocated SR+1 resources and their indexes are S\_BA, S\_BA+1... S\_BA+SR. Two sectors are not allowed to share the same resources.

**3.7.7.6.2.1.17 uint32\_t pdsch\_sec\_reconfig\_param\_t::cs\_rs\_ports**

Number of Cell Specific Reference Signal Ports.

**3.7.7.6.2.1.18 uint32\_t pdsch\_sec\_reconfig\_param\_t::cyclic\_out**

CYCLIC\_OUT Enable cyclic output buffer.

**3.7.7.6.2.1.19 uint32\_t pdsch\_sec\_reconfig\_param\_t::efsel**

This field specifies which eFTPE2 engine is used by the PDSCH2\_EDF.

0 Reserved 1 eFTPE0 is used 2 eFTPE0 & eFTPE1 are used. 3 eFTPE0, eFTPE1 and eFTPE2 are used.

**3.7.7.6.2.1.20 uint32\_t pdsch\_sec\_reconfig\_param\_t::pbch\_ports**

Number Of PBCH Antenna Ports.

**3.7.7.6.2.1.21 uint32\_t pdsch\_sec\_reconfig\_param\_t::s\_nva**

Number of virtual antennas.

**3.7.7.6.2.1.22 uint32\_t pdsch\_sec\_reconfig\_param\_t::s\_npa**

Number of physical antennas.

**3.7.7.6.2.1.23 uint32\_t pdsch\_sec\_reconfig\_param\_t::s\_bfe**

Sector Beam forming enable.

**3.7.7.6.2.1.24 uint32\_t pdsch\_sec\_reconfig\_param\_t::pdsch\_api**

MAPLE PDSCH2\_EDF sector API configuration parameter.

## DPAA Module API

### 3.7.7.6.2.1.25 `uint32_t* pdsch_sec_reconfig_param_t::bf_config`

Beam Forming Configuration - Pointer to an array the size of [MAPLE\_PDSCH\_BF\_CONFIG\_LAST].

### 3.7.7.6.2.2 `struct maple_pdsch_alt_dbw_conf_t`

PDSCH ALT Downlink BW reconfiguration parameters.

#### Data Fields

- `uint8_t sec_num`
- `uint8_t cell_set`
- `uint16_t alt_dbw_en: 1`
- `uint16_t alt_dbw: 3`
- `uint16_t alt_dbw_conf`

### 3.7.7.6.2.2.1 Field Documentation

#### 3.7.7.6.2.2.2 `uint16_t maple_pdsch_alt_dbw_conf_t::alt_dbw_en`

ALT\_DBW Enable - This bit determines whether S\_BW or ALT\_DBW determines how many input samples are going to be read for IFFT operation as opposed to how many input samples are complemented as guardbands.

#### 3.7.7.6.2.2.3 `uint16_t maple_pdsch_alt_dbw_conf_t::alt_dbw`

ALT\_DBW - If ALT\_DBW is enabled, This bit determines how many input samples are going to be read for IFFT operation as opposed to how many input samples are complemented as guardbands.

can be used with `pdsch_mode_alt_dbw_t` enum.

#### 3.7.7.6.2.2.4 `uint16_t maple_pdsch_alt_dbw_conf_t::alt_dbw_conf`

ALT\_DBW - This bit field determines whether S\_BW or ALT\_DBW determines how many input samples are going to be read for IFFT operation as opposed to how many input samples are complemented as guardbands.

#### 3.7.7.6.2.2.5 `uint8_t maple_pdsch_alt_dbw_conf_t::sec_num`

0 - 3 number indicating sector number to configure.

#### 3.7.7.6.2.2.6 `uint8_t maple_pdsch_alt_dbw_conf_t::cell_set`

0/1 - Indicating which cell set to configure.

### 3.7.7.6.3 Macro Definition Documentation

#### 3.7.7.6.3.1 #define PDSCH\_DEV\_CMD\_RECONF\_SEC (0x00000100 | COP\_LLD\_COMMAND)

PDSCH sector x reconfiguration, configure only cell configuration, pass pointer to `pdsch_sec_reconfig_param_t` as parameter and uses only cell\_config field.

#### 3.7.7.6.3.2 #define PDSCH\_DEV\_CMD\_RECONF\_SEC\_NON\_BLOCKING (PDSCH\_DEV\_CMD\_RECONF\_SEC | COP\_NON\_BLOCKING\_COMMAND)

PDSCH sector x reconfiguration, tries to configure only cell configuration, pass pointer to `pdsch_sec_reconfig_param_t` as parameter and uses only cell\_config field.

#### 3.7.7.6.3.3 #define PDSCH\_DEV\_CMD\_FULL\_RECONF\_SEC (0x00000200 | COP\_LLD\_COMMAND)

PDSCH sector x reconfiguration, configure entire sector, pass pointer to `pdsch_sec_reconfig_param_t` as parameter.

#### 3.7.7.6.3.4 #define PDSCH\_DEV\_CMD\_FULL\_RECONF\_SEC\_NON\_BLOCKING (PDSCH\_DEV\_CMD\_FULL\_RECONF\_SEC | COP\_NON\_BLOCKING\_COMMAND)

PDSCH sector x reconfiguration, tries to configure entire sector, pass pointer to `pdsch_sec_reconfig_param_t` as parameter.

#### 3.7.7.6.3.5 #define PDSCH\_DEV\_CMD\_PAD\_DATA\_SET (0x00000300 | COP\_LLD\_COMMAND)

Update MAPLE PDSCH PAD Data Configuration register, pass pointer to 4 bytes pattern as parameter.

#### 3.7.7.6.3.6 #define PDSCH\_DEV\_CMD\_PAD\_DATA\_SET\_NON\_BLOCKING (PDSCH\_DEV\_CMD\_PAD\_DATA\_SET | COP\_NON\_BLOCKING\_COMMAND)

Tries to update MAPLE PDSCH PAD Data Configuration register, pass pointer to uint32\_t as parameter.

Fails if PDSCH spinlock is already taken by another core

#### 3.7.7.6.3.7 #define PDSCH\_DEV\_CMD\_DBG\_GET\_SECTOR\_QUEUES (0x00000400 | COP\_LLD\_COMMAND)

Gets `pdsch_dbg_queues_param_t` as a parameter and writes queues specified in it to the PDSCH sector x Queues accordingly.

#### 3.7.7.6.3.8 #define PDSCH\_DEV\_CMD\_SET\_CELL\_CONFIG\_0 (0x00000500 | COP\_LLD\_COMMAND)

Configure Cell configuration set #0 of the cell given as a parameter.

## DPAA Module API

**3.7.7.6.3.9 #define PDSCH\_DEV\_CMD\_SET\_CELL\_CONFIG\_1 (0x00000600 | COP\_LLD\_COMMAND)**

Configure Cell configuration set #1 of the cell given as a parameter - expects [pdsch\\_sec\\_reconfig\\_param\\_t](#) \* as a parameter.

**3.7.7.6.3.10 #define PDSCH\_DEV\_CMD\_CONFIG\_ALT\_DBW (0x00000700 | COP\_LLD\_COMMAND)**

Configure Cell configuration set #1 of the cell given as a parameter - expects [maple\\_pdsch\\_alt\\_dbw\\_conf\\_t](#) \* as a parameter.

**3.7.7.6.3.11 #define PDSCH\_DEV\_CMD\_DBG\_GET\_SECTOR\_STATUS (0x00000800 | COP\_LLD\_COMMAND)**

Retrieves PDSCH sector x status to the [pdsch\\_dbg\\_status\\_param\\_t](#) parameter - expects [pdsch\\_sec\\_reconfig\\_param\\_t](#) \* as a parameter.

**3.7.7.6.3.12 #define PDSCH\_DEV\_CMD\_PAD\_DATA1\_SET (0x00000900 | COP\_LLD\_COMMAND)**

Update MAPLE PDSCH PAD Data 1 Configuration register, pass pointer to 4 bytes pattern as parameter.

**3.7.7.6.3.13 #define PDSCH\_DEV\_CMD\_PAD\_DATA2\_SET (0x00000a00 | COP\_LLD\_COMMAND)**

Update MAPLE PDSCH PAD Data 2 Configuration register, pass pointer to 4 bytes pattern as parameter.

**3.7.7.6.3.14 #define PDSCH\_CH\_CMD\_RX\_POLL MAPLE\_PE\_CH\_CMD\_RX\_POLL**

Polling the channel for finished jobs.

**3.7.7.6.3.15 #define PDSCH\_CH\_CMD\_VIRT\_TRANS\_ENABLE MAPLE\_PE\_CH\_CMD\_VIRT\_TRANS\_ENABLE**

Update channel translation mode: enable virtual to physical translation.

**3.7.7.6.3.16 #define PDSCH\_CH\_CMD\_VIRT\_TRANS\_DISABLE MAPLE\_PE\_CH\_CMD\_VIRT\_TRANS\_DISABLE**

Update channel translation mode: disable virtual to physical translation.

**3.7.7.6.3.17 #define PDSCH\_CH\_CMD\_GO MAPLE\_PE\_CH\_CMD\_GO**

Go function for channel that have been opened with use\_go\_function flag; It sets OWNER bit on the first dispatched job thus triggers maple to start processing this batch.

**3.7.7.6.3.18 #define PDSCH\_CH\_CMD\_INFO\_GET MAPLE\_PE\_CH\_INFO\_GET**

Get channel handle information; helpful for debug.

**3.7.7.6.3.19 #define PDSCH\_CH\_CMD\_GET\_NUM\_SYMS\_DONE (0x00000001 | COP\_LLD\_COMMAND)**

Returns the number of symbols done for the given a PDSCH job in the given channel.

params should be a pointer to pdsch\_job\_t

**3.7.7.6.3.20 #define PDSCH\_CH\_CMD\_UPDATE\_BEFORE\_LATE\_PCR (0x00000002 | COP\_LLD\_COMMAND)**

Updates a job before issuing a LATE PCR host command.

params should be a pointer to an updated pdsch\_job.

**3.7.7.6.3.21 #define PDSCH\_CH\_CMD\_UPDATE\_BEFORE\_EXT (0x00000003 | COP\_LLD\_COMMAND)**

Updates a job before issuing a EXT SYMBOL START PCR host command.

params should be a pointer to an updated pdsch\_job.

**3.7.7.6.3.22 #define PDSCH\_DEV\_CMD\_RECONF\_SEC\_MASK (0xF0F30F7F)**

PDSCH sector x reconfiguration, pass pointer to [pdsch\\_sec\\_reconfig\\_param\\_t](#) as parameter.

## 3.7.7.7 VSG Memory Map

### 3.7.7.7.1 Overview

Virtual Interrupts, HW Semaphores, GPIO Memory maps.

#### Data Structures

- struct [vint\\_map\\_t](#)
- struct [hs\\_map\\_t](#)
- struct [gpio\\_map\\_t](#)

### 3.7.7.7.2 Data Structure Documentation

#### 3.7.7.7.2.1 struct vint\_map\_t

Virtual Interrupts Generator (GIC) Registers.

#### Data Fields

- volatile uint32\_t [vigr](#)
- volatile uint32\_t [visr](#)

## DPAA Module API

### 3.7.7.7.2.1.1 Field Documentation

#### 3.7.7.7.2.1.2 volatile uint32\_t vint\_map\_t::vigr

Virtual Interrupt Generation Register.

#### 3.7.7.7.2.1.3 volatile uint32\_t vint\_map\_t::visr

Virtual Interrupt Status Register.

### 3.7.7.7.2.2 struct hs\_map\_t

Hardware Semaphore Registers.

#### Data Fields

- volatile uint32\_t [hsmpr](#)

### 3.7.7.7.2.2.1 Field Documentation

#### 3.7.7.7.2.2.2 volatile uint32\_t hs\_map\_t::hsmpr

Hardware Semaphore Register, 8 LST bits.

### 3.7.7.7.2.3 struct gpio\_map\_t

General Purpose I/O (GPIO) Registers.

#### Data Fields

- volatile uint32\_t [pldr](#)
- volatile uint32\_t [pdat](#)
- volatile uint32\_t [pdir](#)
- volatile uint32\_t [par](#)
- volatile uint32\_t [psor](#)

### 3.7.7.7.2.3.1 Field Documentation

#### 3.7.7.7.2.3.2 volatile uint32\_t gpio\_map\_t::pldr

Pin Open-Drain Register.

#### 3.7.7.7.2.3.3 volatile uint32\_t gpio\_map\_t::pdat

Pin Data Register.

#### 3.7.7.7.2.3.4 volatile uint32\_t gpio\_map\_t::pdir

Pin Data Direction Registers.

### 3.7.7.2.3.5 `volatile uint32_t gpio_map_t::par`

Pin Assignment Register.

### 3.7.7.2.3.6 `volatile uint32_t gpio_map_t::psor`

Pin Special Options Registers.

## 3.7.7.8 B486x Heterogeneous API

### 3.7.7.8.1 Overview

#### Data Structures

- struct `os_het_control_t`

#### Macros

- #define `OS_HET_IPC_HW_SEMAPHORE_NUM` 0
- #define `OS_HET_BOOT_HW_SEMAPHORE_NUM` 1

#### Variables

- `os_het_control_t * g_os_het_control`

### 3.7.7.8.2 Data Structure Documentation

#### 3.7.7.8.2.1 struct `os_het_control_t`

Heterogeneous OS global control structure.

#### Data Fields

- `uint32_t start_validation_value`
- `os_het_init_t initialized`
- `os_het_mem_t pa_shared_mem`
- `os_het_mem_t sc_shared_mem`
- `het_phys_ptr ipc`
- `het_phys_ptr ll_defense`
- `het_phys_ptr smartdsp_debug`
- `os_het_debug_print_t het_debug_print`
- `uint32_t shared_ctrl_size`
- `uint32_t num_ipc_regions`
- `uint32_t end_validation_value`

## DPAA Module API

### 3.7.7.8.2.1.1 Field Documentation

#### 3.7.7.8.2.1.2 `uint32_t os_het_control_t::start_validation_value`

validation value for checking for corruption in case of reset

#### 3.7.7.8.2.1.3 `os_het_init_t os_het_control_t::initialized`

Initialization indication structure.

#### 3.7.7.8.2.1.4 `os_het_mem_t os_het_control_t::pa_shared_mem`

SET BY PA: PA shared memory region;.

#### 3.7.7.8.2.1.5 `os_het_mem_t os_het_control_t::sc_shared_mem`

SET BY DSP: SC shared memory region;.

#### 3.7.7.8.2.1.6 `het_phys_ptr os_het_control_t::ipc`

Pointer to IPC heterogeneous structure [os\\_het\\_ipc\\_t](#).

#### 3.7.7.8.2.1.7 `het_phys_ptr os_het_control_t::l1_defense`

Physical pointer to L1 defense heterogeneous structure - [os\\_het\\_l1\\_defense\\_t](#).

#### 3.7.7.8.2.1.8 `het_phys_ptr os_het_control_t::smartdsp_debug`

SET BY PA: Pointer to where SmartDSP logs system ([os\\_het\\_smardsp\\_log\\_t](#)); PA initializes an array with the number of entries as there is SC cores.

#### 3.7.7.8.2.1.9 `os_het_debug_print_t os_het_control_t::het_debug_print`

a pointer to SmartDSP Debug print structure

#### 3.7.7.8.2.1.10 `uint32_t os_het_control_t::shared_ctrl_size`

SET BY DSP: Size of the shared memory for control information in bytes - Minimum size is 4 KB.

#### 3.7.7.8.2.1.11 `uint32_t os_het_control_t::num_ipc_regions`

Number of IPC regions - this parameter is only for multimode usages, and should be accessed ONLY if initialized.pa\_initialized equals OS\_HET\_INITIALIZED\_MULTIMODE.

#### 3.7.7.8.2.1.12 `uint32_t os_het_control_t::end_validation_value`

validation value for checking for corruption in case of reset

### 3.7.7.8.3 Macro Definition Documentation

#### 3.7.7.8.3.1 #define OS\_HET\_IPC\_HW\_SEMAPHORE\_NUM 0

Hardware semaphore to use in case of need for mutual exclusion in the IPC module.

#### 3.7.7.8.3.2 #define OS\_HET\_BOOT\_HW\_SEMAPHORE\_NUM 1

Hardware semaphore for synchronizing the boot processes between SC and PA.

### 3.7.7.8.4 Variable Documentation

#### 3.7.7.8.4.1 os\_het\_control\_t\* g\_os\_het\_control

Pointer to the base address of the heterogeneous OS control strcuture.

## 3.7.7.9 B486x Heterogeneous Common API

### 3.7.7.9.1 Overview

#### Data Structures

- struct [os\\_het\\_init\\_t](#)
- struct [os\\_het\\_tracker\\_t](#)

#### Macros

- #define [FALSE](#) (0)
- #define [TRUE](#) (1)
- #define [OS\\_HET\\_CALCULATE\\_ADDR](#)(BASE, OFFSET) (void \*)((uint8\_t \*)(BASE) + (uint32\_t)(OFFSET))

#### Initialization indicaiton values

- #define [OS\\_HET\\_INITIALIZED](#) 0xFEDCBA98UL
- #define [OS\\_HET\\_INITIALIZED\\_MULTIMODE](#) 0xEDCBA987UL
- #define [OS\\_HET\\_UNINITIALIZED](#) 0x00000000UL

#### Hardware/Software semaphore values

- #define [OS\\_HET\\_PA\\_SEMAPHORE\\_VAL](#) 0xFF
- #define [OS\\_HET\\_SC\\_SEMAPHORE\\_VAL](#) 0xFE
- #define [OS\\_HET\\_FREE\\_SEMAPHORE\\_VAL](#) 0x00

## DPAA Module API

### 3.7.7.9.2 Data Structure Documentation

#### 3.7.7.9.2.1 `struct os_het_init_t`

Initialization Control structure.

This structure will be used to indicate that both OS domains have initialized a specific structure

##### Data Fields

- `uint32_t pa_initialized`
- `uint32_t sc_initialized`

#### 3.7.7.9.2.1.1 Field Documentation

##### 3.7.7.9.2.1.2 `uint32_t os_het_init_t::pa_initialized`

Indicates whether the overall control structure is initialized (PA side)

##### 3.7.7.9.2.1.3 `uint32_t os_het_init_t::sc_initialized`

Indicates whether the overall control structure is initialized (SC side)

#### 3.7.7.9.2.2 `struct os_het_tracker_t`

Producer/Consumer tracker.

The producer and consumer each perform counter++ to their counter. It is assumed the size of what the tracker is tracking is less than <MAX\_UINT\_32>

##### Warning

The counters must only be incremented, never decremented

##### Data Fields

- `uint32_t producer_num`
- `uint32_t consumer_num`

#### 3.7.7.9.2.2.1 Field Documentation

##### 3.7.7.9.2.2.2 `uint32_t os_het_tracker_t::producer_num`

Number of items the producer produced.

##### 3.7.7.9.2.2.3 `uint32_t os_het_tracker_t::consumer_num`

Number of items the consumer consumed.

### 3.7.7.9.3 Macro Definition Documentation

#### 3.7.7.9.3.1 #define FALSE (0)

Boolean false.

#### 3.7.7.9.3.2 #define TRUE (1)

Boolean true.

#### 3.7.7.9.3.3 #define OS\_HET\_INITIALIZED 0xFEDCBA98UL

The resource is initialized.

#### 3.7.7.9.3.4 #define OS\_HET\_INITIALIZED\_MULTIMODE 0xEDCBA987UL

The resource is initialized for multimode mode - to be used ONLY for control channel "os\_het\_init\_t initialized" field.

#### 3.7.7.9.3.5 #define OS\_HET\_UNINITIALIZED 0x00000000UL

The resource is uninitialized.

#### 3.7.7.9.3.6 #define OS\_HET\_PA\_SEMAPHORE\_VAL 0xFF

Semaphore is taken by the PA domain.

#### 3.7.7.9.3.7 #define OS\_HET\_SC\_SEMAPHORE\_VAL 0xFE

Semaphore is taken by the SC domain.

#### 3.7.7.9.3.8 #define OS\_HET\_FREE\_SEMAPHORE\_VAL 0x00

Semaphore is free.

#### 3.7.7.9.3.9 #define OS\_HET\_CALCULATE\_ADDR( *BASE*, *OFFSET* ) (void \*)((uint8\_t \*)(*BASE*) + (uint32\_t)(*OFFSET*))

Used by the various OS to calculate an address in it's own virtual address space.

### 3.7.7.10 B486x Heterogeneous Debug API

#### 3.7.7.10.1 Overview

##### Data Structures

- struct [os\\_het\\_smardsp\\_log\\_t](#)

## DPAA Module API

### 3.7.7.10.2 Data Structure Documentation

#### 3.7.7.10.2.1 `struct os_het_smardsp_log_t`

SmartDSP Event log.

##### Data Fields

- `uint32_t start_validation_value`
- `het_phys_ptr base_address`
- `uint32_t size`
- `het_phys_ptr last_error`
- `uint32_t end_validation_value`

#### 3.7.7.10.2.1.1 Field Documentation

##### 3.7.7.10.2.1.2 `uint32_t os_het_smardsp_log_t::start_validation_value`

validation value for checking for corruption in case of reset

##### 3.7.7.10.2.1.3 `het_phys_ptr os_het_smardsp_log_t::base_address`

Pointer to the core's event log.

##### 3.7.7.10.2.1.4 `uint32_t os_het_smardsp_log_t::size`

Size of the event log (in bytes)

##### 3.7.7.10.2.1.5 `het_phys_ptr os_het_smardsp_log_t::last_error`

Pointer to the last error in SmartDSP.

A value of 1 (OS\_SUCCESS) means no error

##### 3.7.7.10.2.1.6 `uint32_t os_het_smardsp_log_t::end_validation_value`

validation value for checking for corruption in case of reset

### 3.7.7.11 B486x Heterogeneous Debug print API

#### 3.7.7.11.1 Overview

##### Data Structures

- `struct os_het_debug_print_sc_t`

##### Macros

- `#define MAX_NUM_OF_SEGMENT 32`

### 3.7.7.11.2 Data Structure Documentation

#### 3.7.7.11.2.1 struct os\_het\_debug\_print\_sc\_t

SmartDSP Debug print structure.

##### Data Fields

- uint64\_t buffer\_location
- uint32\_t segment\_size
- uint32\_t num\_of\_segments
- os\_het\_tracker\_t tracker
- debug\_print\_clocks\_t segment\_clock [MAX\_NUM\_OF\_SEGMENT]
- uint32\_t overflow

#### 3.7.7.11.2.1.1 Field Documentation

##### 3.7.7.11.2.1.2 uint64\_t os\_het\_debug\_print\_sc\_t::buffer\_location

Pointer to the base address of the SC VTB.

##### 3.7.7.11.2.1.3 uint32\_t os\_het\_debug\_print\_sc\_t::segment\_size

Size of each segment in VTB.

##### 3.7.7.11.2.1.4 uint32\_t os\_het\_debug\_print\_sc\_t::num\_of\_segments

Number of VTB segments.

##### 3.7.7.11.2.1.5 os\_het\_tracker\_t os\_het\_debug\_print\_sc\_t::tracker

Tracker for segment number; SC client is the producer and PA engine is the consumer.

##### 3.7.7.11.2.1.6 debug\_print\_clocks\_t os\_het\_debug\_print\_sc\_t::segment\_clock[MAX\_NUM\_OF\_SEGMENT]

64 bits clock for each segment

##### 3.7.7.11.2.1.7 uint32\_t os\_het\_debug\_print\_sc\_t::overflow

Overflow indicator.

### 3.7.7.11.3 Macro Definition Documentation

#### 3.7.7.11.3.1 #define MAX\_NUM\_OF\_SEGMENT 32

The Maximum number of segments of the buffer.

## DPAA Module API

### 3.7.7.12 B486x Heterogeneous IPC API

#### 3.7.7.12.1 Overview

##### Data Structures

- struct `os_het_ipc_bd_t`
- struct `os_het_ipc_channel_t`
- struct `os_het_ipc_t`

##### Macros

- #define `OS_HET_CH_EMPTY(CH)` ((CH)->tracker.producer\_num == (CH)->tracker.consumer\_num)
- #define `OS_HET_CH_FREE_BDS(CH)`
- #define `OS_HET_CH_FULL(CH)` (`OS_HET_CH_FREE_BDS(CH) == 0`)
- #define `OS_HET_INCREMENT_INDEX(CH, INDEX)` ((CH)->tracker.INDEX)++
- #define `OS_HET_UNSPECIFIED_LEN` 0

##### Enumerations

- enum `os_het_ipc_ind_t` {
   
    `OS_HET_VIRTUAL_INT` = 0, `OS_HET_PA_MPIC`, `OS_HET_DSP_MESH`,
   
    `OS_HET_DSP_MPIC_MSI`, `OS_HET_NO_INT`, `OS_HET_NUM_INDICATIONS` }
- enum `os_het_ipc_ch_types_t` { `OS_HET_IPC_MESSAGE_CH` = 0 }

#### 3.7.7.12.2 Data Structure Documentation

##### 3.7.7.12.2.1 `struct os_het_ipc_bd_t`

IPC message descriptor.

##### Data Fields

- `het_phys_ptr msg_ptr`
- `uint32_t msg_len`

###### 3.7.7.12.2.1.1 Field Documentation

###### 3.7.7.12.2.1.2 `het_phys_ptr os_het_ipc_bd_t::msg_ptr`

Pointer to the message; as an offset from the base of the shared address space.

###### 3.7.7.12.2.1.3 `uint32_t os_het_ipc_bd_t::msg_len`

Size of the message; may be set to `OS_HET_UNSPECIFIED_LEN` on `OS_HET_IPC_POINTER_CH` channel types only.

### 3.7.7.12.2.2 struct os\_het\_ipc\_channel\_t

IPC channel control structure.

Warning

Using the macros OS\_HET\_INCREMENT\_CONSUMER() and OS\_HET\_INCREMENT\_PRODUCER() is the recommended way of incrementing the tracker counters; Direct access should be avoided.

#### Data Fields

- uint32\_t start\_validation\_value
- uint32\_t producer\_initialized
- uint32\_t consumer\_initialized
- uint32\_t id
- os\_het\_tracker\_t tracker
- uint32\_t bd\_ring\_size
- uint32\_t max\_msg\_size
- os\_het\_ipc\_ch\_types\_t ch\_type
- het\_phys\_ptr bd\_base
- os\_het\_ipc\_ind\_t ipc\_ind
- uint32\_t ind\_offset
- uint32\_t ind\_value
- uint32\_t pa\_reserved [2]
- het\_phys\_ptr semaphore\_pointer
- uint32\_t end\_validation\_value

#### 3.7.7.12.2.2.1 Field Documentation

##### 3.7.7.12.2.2.2 uint32\_t os\_het\_ipc\_channel\_t::start\_validation\_value

validation value for checking for corruption in case of reset

##### 3.7.7.12.2.2.3 uint32\_t os\_het\_ipc\_channel\_t::producer\_initialized

Indicates whether the mailbox is initialized by the producer; This field is written by the producer.

##### 3.7.7.12.2.2.4 uint32\_t os\_het\_ipc\_channel\_t::consumer\_initialized

Indicates whether the mailbox is initialized by the consumer; This field is written by the consumer.

##### 3.7.7.12.2.2.5 uint32\_t os\_het\_ipc\_channel\_t::id

Mailbox ID - may be used by the application to identify the channel; This field is written by Linux during boot.

Can be an arbitrary number provided that it is unique in the system

##### 3.7.7.12.2.2.6 os\_het\_tracker\_t os\_het\_ipc\_channel\_t::tracker

Producer/consumer tracker; This field is set to {0} by Linux during boot.

## DPAA Module API

### 3.7.7.12.2.2.7 `uint32_t os_het_ipc_channel_t::bd_ring_size`

Size of the mailbox BD ring; This field is set by the consumer.

May not be larger than `os_het_ipc_t.ipc_max_bd_size`

### 3.7.7.12.2.2.8 `uint32_t os_het_ipc_channel_t::max_msg_size`

Size (in Bytes) of the maximal message that can be passed on this channel; This field is set by the consumer ONLY if ch\_type is OS\_HET\_IPC\_MESSAGE\_CH otherwise MUST be set to 0xFFFFFFFF.

### 3.7.7.12.2.2.9 `os_het_ipc_ch_types_t os_het_ipc_channel_t::ch_type`

Type of the channel; This field is set by the consumer.

### 3.7.7.12.2.2.10 `het_phys_ptr os_het_ipc_channel_t::bd_base`

Pointer to array of `os_het_ipc_bd_t` Base of the mailbox pointer BD; as an offset from the base of the shared address space; For heterogeneous channels, this field is allocated by Linux during boot based on `os_het_ipc_t.ipc_max_bd_size`.

### 3.7.7.12.2.2.11 `os_het_ipc_ind_t os_het_ipc_channel_t::ipc_ind`

Type of indication to generate to the destination; This field is written by the consumer.

### 3.7.7.12.2.2.12 `uint32_t os_het_ipc_channel_t::ind_offset`

Offset address from base of specific indication register set; This field is written by the consumer.

### 3.7.7.12.2.2.13 `uint32_t os_het_ipc_channel_t::ind_value`

Value to write to ind\_offset; This field is written by the consumer.

### 3.7.7.12.2.2.14 `uint32_t os_het_ipc_channel_t::pa_reserved[2]`

reserved field for pa usage

### 3.7.7.12.2.2.15 `het_phys_ptr os_het_ipc_channel_t::semaphore_pointer`

Future compatibility semaphore pointer; This field is set to NULL by Linux during boot.

### 3.7.7.12.2.2.16 `uint32_t os_het_ipc_channel_t::end_validation_value`

validation value for checking for corruption in case of reset

## 3.7.7.12.2.3 `struct os_het_ipc_t`

IPC global control structure.

**Data Fields**

- `uint32_t start_validation_value`
- `uint32_t num_ipc_channels`
- `uint32_t ipc_max_bd_size`
- `het_phys_ptr ipc_channels`
- `uint32_t end_validation_value`

**3.7.7.12.2.3.1 Field Documentation****3.7.7.12.2.3.2 `uint32_t os_het_ipc_t::start_validation_value`**

validation value for checking for corruption in case of reset

**3.7.7.12.2.3.3 `uint32_t os_het_ipc_t::num_ipc_channels`**

Number of channels in the ipc\_channels array; this is a bootarg to Linux and will be set by Linux accordingly.

**3.7.7.12.2.3.4 `uint32_t os_het_ipc_t::ipc_max_bd_size`**

Maximal size that the ipc\_channel.bd\_ring\_size may have; this is a bootarg to Linux and will be set by Linux accordingly.

**3.7.7.12.2.3.5 `het_phys_ptr os_het_ipc_t::ipc_channels`**

Pointer to the mailboxes control structure array `os_het_ipc_channel_t`; has `os_het_ipc_t.num_ipc_channels` entries as an offset from the base of the shared address space.

**3.7.7.12.2.3.6 `uint32_t os_het_ipc_t::end_validation_value`**

validation value for checking for corruption in case of reset

**3.7.7.12.3 Macro Definition Documentation****3.7.7.12.3.1 `#define OS_HET_CH_EMPTY( CH ) ((CH)->tracker.producer_num == (CH)->tracker.consumer_num)`**

Evaluate whether the channel is empty.

**3.7.7.12.3.2 `#define OS_HET_CH_FREE_BDS( CH )`****Value:**

```
(( ((CH)->tracker.producer_num >= (CH)->tracker.consumer_num)) ?      \
((CH)->bd_ring_size - ((CH)->tracker.producer_num - (CH)->tracker.consumer_num)) : \
((CH)->bd_ring_size - ((CH)->tracker.producer_num - (CH)->tracker.consumer_num + MAX_UINT_32 + 1)))
```

Evaluate the number of free BD in the channel.

## DPAA Module API

### 3.7.7.12.3.3 #define OS\_HET\_CH\_FULL( CH ) (OS\_HET\_CH\_FREE\_BDS(CH) == 0)

Evaluate whether the channel is full.

### 3.7.7.12.3.4 #define OS\_HET\_INCREMENT\_INDEX( CH, INDEX ) ((CH)->tracker.INDEX)++

Increment the producer/consumer index.

### 3.7.7.12.3.5 #define OS\_HET\_UNSPECIFIED\_LEN 0

Use to indicate that the message consists of a pointer only.

## 3.7.7.12.4 Enumeration Type Documentation

### 3.7.7.12.4.1 enum os\_het\_ipc\_ind\_t

Types of indications.

The IPC driver should use this to calculate the base address from which to generate the indication

Enumerator

**OS\_HET\_VIRTUAL\_INT** Type of indication is virtual interrupt; channel offset relative to GIC.

**OS\_HET\_PA\_MPIC** Type of indication is MPIC message; channel offset relative to MPIC.

**OS\_HET\_DSP\_MESH** Type of indication is by DSP mesh; channel offset relative to DSP subsystem address.

**OS\_HET\_DSP\_MPIC\_MSI** Type of indication is by MPIC MSI; channel offset relative to MPIC.

**OS\_HET\_NO\_INT** Type of indication is none.

**OS\_HET\_NUM\_INDICATIONS** MUST BE LEFT LAST.

### 3.7.7.12.4.2 enum os\_het\_ipc\_ch\_types\_t

Types of IPC channels.

Enumerator

**OS\_HET\_IPC\_MESSAGE\_CH** Indicates that the consumer will pre-populate the channel's `ptr` ← `bd_base[]`.`msg_ptr` entries; The producer MUST use the pre-populated pointers when producing messages on the channel.

## 3.7.7.13 B486x L1 defence heterogeneous API

### 3.7.7.13.1 Overview

#### Data Structures

- struct [os\\_het\\_l1\\_defense\\_t](#)

## Enumerations

- enum `os_het_l1d_mode_t` { `MODE_1_ACTIVE` = 0x1, `MODE_2_ACTIVE` = 0x2, `MODE_3_ACTIVE` = 0x4 }
- enum `os_het_l1d_reset_maple_t` { `RESET_MAPLE_NONE` = 0x0, `RESET_MAPLE_1` = 0x2, `RESET_MAPLE_2` = 0x4, `RESET_MAPLE_3` = 0x8 }
- enum `os_het_l1d_status` { `OS_HET_ERR_L1D_MEMORY_CORRUPTED` = 0x0037FFBF, `OS_HET_ERR_L1D_MODE_INVALID` = 0x0037FFED, `OS_HET_ERR_L1D_FUNCTION_INVALID` = 0x0037FFEC, `OS_HET_ERR_L1D_ALREADY_ACTIVE` = 0x0037FFC3, `OS_HET_ERR_L1D_UNKNOWN` = 0x00370002, `OS_HET_INFO_L1D_READY_FOR_RESET` = 0x1037FFBE, `BEGIN_WARM_RESET_OS_INIT` = 0x1037FFBD, `END_OF_WARM_RESET_OS_INIT` = 0x1037FFBC, `WARM_RESET_SUCCESS` = 0x1037FFBB }

### 3.7.7.13.2 Data Structure Documentation

#### 3.7.7.13.2.1 `struct os_het_l1_defense_t`

Heterogeneous OS L1 defense control structure.

##### Data Fields

- `uint32_t start_validation_value`
- `uint32_t warm_reset_mode`
- `uint32_t reset_maple`
- `uint32_t reset_status[MAX_NUM_OF_DSP_CORES]`
- `uint32_t end_validation_value`

##### 3.7.7.13.2.1.1 Field Documentation

###### 3.7.7.13.2.1.2 `uint32_t os_het_l1_defense_t::start_validation_value`

validation value for checking for corruption in case of reset

###### 3.7.7.13.2.1.3 `uint32_t os_het_l1_defense_t::warm_reset_mode`

definition of the current L1 defense mode to be used

###### 3.7.7.13.2.1.4 `uint32_t os_het_l1_defense_t::reset_maple`

only relevant if MODE\_2 is defined in reset\_mode - whether/which maple engine should be reset

###### 3.7.7.13.2.1.5 `uint32_t os_het_l1_defense_t::reset_status[MAX_NUM_OF_DSP_CORES]`

status for each of the DSP cores

###### 3.7.7.13.2.1.6 `uint32_t os_het_l1_defense_t::end_validation_value`

validation value for checking for corruption in case of reset

## DPAA Module API

### 3.7.7.13.3 Enumeration Type Documentation

#### 3.7.7.13.3.1 enum os\_het\_l1d\_mode\_t

warm reset modes

Enumerator

**MODE\_1\_ACTIVE** L1 scenario mode 1.

**MODE\_2\_ACTIVE** L1 scenario mode 2.

**MODE\_3\_ACTIVE** L1 scenario mode 3.

#### 3.7.7.13.3.2 enum os\_het\_l1d\_reset\_maple\_t

mode 2 maple reset activation

Enumerator

**RESET\_MAPLE\_NONE** None of the MAPLEs were rest.

**RESET\_MAPLE\_1** Reset 1st MAPLE-B3LW engine.

**RESET\_MAPLE\_2** Reset 2nd MAPLE-B3LW engine.

**RESET\_MAPLE\_3** Reset MAPLE-B3W engine.

#### 3.7.7.13.3.3 enum os\_het\_l1d\_status

L1 level status enumeration.

Enumerator

**OS\_HET\_ERR\_LID\_MEMORY\_CORRUPTED** data was corrupted

**OS\_HET\_ERR\_LID\_MODE\_INVALID** Warm reset mode is invalid or unsupported.

**OS\_HET\_ERR\_LID\_FUNCTION\_INVALID** invalid L1-defense initiation parameters

**OS\_HET\_ERR\_LID\_ALREADY\_ACTIVE** System is already in reset mode.

**OS\_HET\_ERR\_LID\_UNKNOWN** Unknown error.

**OS\_HET\_INFO\_LID\_READY\_FOR\_RESET** NMI received, Indication that core is ready for reset.

**BEGIN\_WARM\_RESET\_OS\_INIT** beginning execution of warm reset os initialization

**END\_OF\_WARM\_RESET\_OS\_INIT** ended execution of warm reset os initialization

**WARM\_RESET\_SUCCESS** warm reset was completed successfully

### 3.7.7.14 B486x Heterogeneous Memory Descriptor structure API

#### 3.7.7.14.1 Overview

##### Data Structures

- struct [os\\_het\\_mem\\_t](#)

### 3.7.7.14.2 Data Structure Documentation

#### 3.7.7.14.2.1 struct os\_het\_mem\_t

Memory Descriptor structure.

This structure will be used to describe a shared memory slab.

##### Data Fields

- uint64\_t start\_addr
- uint64\_t size

#### 3.7.7.14.2.1.1 Field Documentation

##### 3.7.7.14.2.1.2 uint64\_t os\_het\_mem\_t::start\_addr

Indicates the start address of a memory region.

##### 3.7.7.14.2.1.3 uint64\_t os\_het\_mem\_t::size

Indicates the size of a memory region.

### 3.7.7.15 B486x IPC (Inter Process Communication) API

#### 3.7.7.15.1 Overview

##### Data Structures

- struct os\_ipc\_channel\_consumer\_open\_params\_t
- struct os\_ipc\_channel\_producer\_open\_params\_t
- struct os\_ipc\_dsp\_channel\_t
- struct os\_ipc\_dsp\_t

##### Functions

- os\_het\_status\_t osIpcMessagePtrGet (void \*ch, void \*\*data)
- os\_het\_status\_t osIpcMessageSendPtr (void \*ch, void \*data, uint32\_t length, bool indication)
- void osIpcMessageReceiveCb (os\_hwi\_arg ch)
- void osIpcMpicMsiMessageReceiveCb (os\_hwi\_arg msi\_id)
- os\_het\_status\_t osIpcChannelPeek (void \*ch, void \*\*data\_pointer, uint32\_t \*data\_length)
- os\_het\_status\_t osIpcMessageChannelBufferReplace (void \*ch)
- os\_het\_status\_t osIpcMessageChannelBufferRelease (void \*ch, void \*ptr)
- os\_het\_status\_t osIpcIndicationSend (void \*ch)
- os\_het\_status\_t osIpcConsumerIndexGet (void \*ch, uint32\_t \*index)
- os\_het\_status\_t osIpcChannelNumGet (void \*ch, uint32\_t \*id)
- os\_het\_status\_t osIpcInit (void \*params)
- void \* osIpcMultimodeChannelIdFind (uint32\_t id, uint32\_t channel\_region\_index)
- void \* osIpcChannelIdFind (uint32\_t id)
- void \* osIpcDspChannelIdFind (uint32\_t id)
- os\_het\_status\_t osIpcChannelConsumerOpen (os\_ipc\_channel\_consumer\_open\_params\_t \*params)

## DPAA Module API

- os\_het\_status\_t [osIpcChannelProducerOpen](#) ([os\\_ipc\\_channel\\_producer\\_open\\_params\\_t](#) \*params)
- os\_het\_status\_t [osIpcMpPicMsiCoalescingSet](#) (uint32\_t(\*channels)[], uint32\_t size)
- os\_het\_status\_t [osIpcChannelInitializedVerify](#) (void \*ch)

### 3.7.7.15.2 Data Structure Documentation

#### 3.7.7.15.2.1 [struct os\\_ipc\\_channel\\_consumer\\_open\\_params\\_t](#)

IPC channel consumer open parameters.

This structure should be used for opening a channel when SDOS is the consumer .

##### Data Fields

- void \* [ch](#)
- [os\\_het\\_ipc\\_ch\\_types\\_t](#) [channel\\_type](#)
- [os\\_het\\_ipc\\_ind\\_t](#) [indication\\_type](#)
- os\_hwi\_priority [int\\_priority](#)
- os\_hwi\_arg [int\\_argument](#)
- uint32\_t [bd\\_ring\\_size](#)
- uint32\_t [max\\_msg\\_size](#)
- void(\* [callback](#)) (void \*ch, void \*data, uint32\_t length)
- [os\\_mem\\_part\\_t](#) \* [buffers\\_pool](#)
- uint32\_t [cache\\_policy](#)

##### 3.7.7.15.2.1.1 Field Documentation

##### 3.7.7.15.2.1.2 [void\\* os\\_ipc\\_channel\\_consumer\\_open\\_params\\_t::ch](#)

Pointer to the relevant channel as received from osIpcChannelIdFind or osIpcMultimodeChannelIdFind.

##### 3.7.7.15.2.1.3 [os\\_het\\_ipc\\_ch\\_types\\_t os\\_ipc\\_channel\\_consumer\\_open\\_params\\_t::channel\\_type](#)

type of channel - message channel or pointer channel

##### 3.7.7.15.2.1.4 [os\\_het\\_ipc\\_ind\\_t os\\_ipc\\_channel\\_consumer\\_open\\_params\\_t::indication\\_type](#)

the indication type to use

##### 3.7.7.15.2.1.5 [os\\_hwi\\_priority os\\_ipc\\_channel\\_consumer\\_open\\_params\\_t::int\\_priority](#)

priority of interrupt, if used

##### 3.7.7.15.2.1.6 [os\\_hwi\\_arg os\\_ipc\\_channel\\_consumer\\_open\\_params\\_t::int\\_argument](#)

argument of interrupt, if used

##### 3.7.7.15.2.1.7 [uint32\\_t os\\_ipc\\_channel\\_consumer\\_open\\_params\\_t::bd\\_ring\\_size](#)

size of the mailbox BD ring

**3.7.7.15.2.1.8 uint32\_t os\_ipc\_channel\_consumer\_open\_params\_t::max\_msg\_size**

maximal size of the message that can be passed on this channel

**3.7.7.15.2.1.9 void(\* os\_ipc\_channel\_consumer\_open\_params\_t::callback)(void \*ch, void \*data, uint32\_t length)**

callback function to call when receiving a message

**3.7.7.15.2.1.10 os\_mem\_part\_t\* os\_ipc\_channel\_consumer\_open\_params\_t::buffers\_pool**

only for a message channel - the buffer manager to allocate.

for heterogeneous channels, buffers has to be located in DSP heterogeneous memory the buffers from

**3.7.7.15.2.1.11 uint32\_t os\_ipc\_channel\_consumer\_open\_params\_t::cache\_policy**

caching policy to use in the channel.

according to os\_cache.h defines

**3.7.7.15.2.2 struct os\_ipc\_channel\_producer\_open\_params\_t**

IPC channel producer open parameters.

This structure should be used for opening a channel when SDOS is the producer .

**Data Fields**

- void \* [ch](#)
- [os\\_het\\_ipc\\_ch\\_types\\_t](#) [channel\\_type](#)
- void \* [additional\\_params](#)
- uint32\_t [cache\\_policy](#)

**3.7.7.15.2.2.1 Field Documentation****3.7.7.15.2.2.2 void\* os\_ipc\_channel\_producer\_open\_params\_t::ch**

Pointer to the relevant channel as received from osIpcChannelIdFind or osIpcMultimodeChannelIdFind.

**3.7.7.15.2.2.3 os\_het\_ipc\_ch\_types\_t os\_ipc\_channel\_producer\_open\_params\_t::channel\_type**

type of channel - message channel or pointer channel

**3.7.7.15.2.2.4 void\* os\_ipc\_channel\_producer\_open\_params\_t::additional\_params**

Pointer to future parameters for opening channel from Starcore to Starcore, should be NULL if not used.

**3.7.7.15.2.2.5 uint32\_t os\_ipc\_channel\_producer\_open\_params\_t::cache\_policy**

caching policy to use in the channel.

according to os\_cache.h defines

## DPAA Module API

### 3.7.7.15.2.3 **struct os\_ipc\_dsp\_channel\_t**

IPC DSP to DSP channel parameter structure.

This structure should be used when defining a local channel to be used for DSP to DSP communication only For heterogeneous communication (DSP-PA) heterogeneous channels should be used (defined in heterogeneous control structure)

#### Data Fields

- uint32\_t id
- uint32\_t bd\_ring\_size
- [os\\_het\\_ipc\\_bd\\_t\(\\* bd\\_base \)\[\]](#)

#### 3.7.7.15.2.3.1 Field Documentation

##### 3.7.7.15.2.3.2 uint32\_t **os\_ipc\_dsp\_channel\_t::id**

Mailbox ID - may be used by the application to identify the channel; Can be an arbitrary number provided that it is unique in the ipc region.

##### 3.7.7.15.2.3.3 uint32\_t **os\_ipc\_dsp\_channel\_t::bd\_ring\_size**

Size of the mailbox BD ring; This field is set by the consumer.

May not be larger than [os\\_het\\_ipc\\_t.ipc\\_max\\_bd\\_size](#)

##### 3.7.7.15.2.3.4 [os\\_het\\_ipc\\_bd\\_t\(\\* os\\_ipc\\_dsp\\_channel\\_t::bd\\_base\)\[\]](#)

Base of the mailbox pointer BD; as an offset from the base of the shared address space;.

### 3.7.7.15.2.4 **struct os\_ipc\_dsp\_t**

IPC DSP to DSP structure.

This structure should be passed in initialization parameters in order to initialize IPC for DSP-DSP communication

#### Data Fields

- uint32\_t num\_ipc\_channels
- uint32\_t ipc\_max\_bd\_size
- [os\\_ipc\\_dsp\\_channel\\_t\(\\* ipc\\_dsp\\_channels \)\[\]](#)

#### 3.7.7.15.2.4.1 Field Documentation

##### 3.7.7.15.2.4.2 uint32\_t **os\_ipc\_dsp\_t::num\_ipc\_channels**

Number of channels in the ipc\_channels array.

##### 3.7.7.15.2.4.3 uint32\_t **os\_ipc\_dsp\_t::ipc\_max\_bd\_size**

Maximal size that the ipc\_channel.bd\_ring\_size may have.

**3.7.7.15.2.4.4 `os_ipc_dsp_channel_t(* os_ipc_dsp_t::ipc_dsp_channels)[]`**

Pointer to the mailboxes control structure array; has `os_het_ipc_t.num_ipc_channels` entries as an offset from the base of the shared address space.

**3.7.7.15.3 Function Documentation****3.7.7.15.3.1 `os_het_status_t osIpcMessagePtrGet ( void * ch, void ** data )`**

Get a pointer for sending a message on a "message channel"

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
out	<i>data</i>	- Pointer to the data.

Return values

<i>OS_HETERO_SUCCESS</i>	if succeeded in sending message
<i>OS_HETERO_FAIL</i>	if failed in sending message

Warning

to be used on a "message channel" only. must be used before each call to `osIpcMessageSendPtr`

**3.7.7.15.3.2 `os_het_status_t osIpcMessageSendPtr ( void * ch, void * data, uint32_t length, bool indication )`**

Copy a message to the IPC channel

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
in	<i>data</i>	- Pointer to the data (in message channel, the pointer received from <code>osIpcMessagePtrGet</code> )
in	<i>length</i>	- optional, the length of the data
in	<i>indication</i>	- Set to TRUE to send indication or FALSE no to.

Return values

**DPAA Module API**

<i>OS_HETERO_SUCCESS</i>	if succeeded in sending message
<i>OS_HETERO_FAIL</i>	if failed in sending message

Warning

None

**3.7.7.15.3.3 void osIpcMessageReceiveCb ( os\_hwi\_arg *ch* )**

Calls a callback function if a message exists on the channel

This function increments the consumer index after returning from the callback function. If callback is NULL, no calling is done (legal only in OS\_HET\_NO\_INT channel)

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
----	-----------	-----------------------------------

Return values

<i>None</i>
-------------

Warning

None

**3.7.7.15.3.4 void osIpcMpicMsiMessageReceiveCb ( os\_hwi\_arg *msi\_id* )**

MPIC MSI interrupt callback function

This function checks on which channels a message was sent and calls the osIpcMessageReceiveCb functions accordingly.

Parameters

in	<i>msi_id</i>	- MPIC MSI interrupt id
----	---------------	-------------------------

Return values

<i>None</i>
-------------

Warning

None

### 3.7.7.15.3.5 **os\_het\_status\_t osIpcChannelPeek ( void \* ch, void \*\* data\_pointer, uint32\_t \* data\_length )**

peeks if channel contains a message to receive. if so, returns a pointer to it

This function does not increment the consumer index and does not call a callback function

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
out	<i>data_pointer</i>	- Pointer to pointer to the buffer
out	<i>data_length</i>	- Pointer to the data length

Return values

<i>OS_HETERO_SUCCESS</i>	if received a message
<i>OS_HETERO_FAIL</i>	if didn't receive a message

Warning

None

### 3.7.7.15.3.6 **os\_het\_status\_t osIpcMessageChannelBufferReplace ( void \* ch )**

relevant only for a message channel replace the current buffer received to a different buffer which will be used in the next time the current BD will be reached. This is useful when application receive a buffer and decides that it would like to keep the buffer, so it will not be overrun

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
----	-----------	-----------------------------------

Return values

<i>OS_HETERO_SUCCESS</i>	if received a message
<i>OS_HETERO_FAIL</i>	if didn't receive a message

Warning

can be called only during the running of the receive callback function

### 3.7.7.15.3.7 **os\_het\_status\_t osIpcMessageChannelBufferRelease ( void \* ch, void \* ptr )**

free a buffer that was kept by the application using osIpcMessageChannelPointerReplace

## DPAA Module API

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
in	<i>ptr</i>	- Pointer to the buffer to be released

Return values

<i>OS_HETERO_SUCCESS</i>	if received a message
<i>OS_HETERO_FAIL</i>	if didn't receive a message

Warning

None

### 3.7.7.15.3.8 `os_het_status_t oslpcIndicationSend ( void * ch )`

Send an indication to the consumer

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
----	-----------	-----------------------------------

Return values

<i>OS_HETERO_SUCCESS</i>	if indication was successfull
<i>OS_HETERO_FAIL</i>	if indication failed

Warning

None

### 3.7.7.15.3.9 `os_het_status_t oslpcConsumerIndexGet ( void * ch, uint32_t * index )`

Read the current consumer index

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
out	<i>index</i>	- Pointer to where the index should be written

Return values

<i>OS_HETERO_SUCCESS</i>	if succeeded
<i>OS_HETERO_FAIL</i>	if failed (illegal channel)

Warning

None

### 3.7.7.15.3.10 **os\_het\_status\_t osIpcChannelNumGet ( void \* *ch*, uint32\_t \* *id* )**

Retrive the channel ID

Parameters

in	<i>ch</i>	- Pointer to the relevant channel
out	<i>id</i>	- Pointer to where the channel ID should be written

Return values

<i>OS_HETERO_SUCCESS</i>	if succeeded
<i>OS_HETERO_FAIL</i>	if failed (illegal channel)

Warning

None

### 3.7.7.15.3.11 **os\_het\_status\_t osIpcInit ( void \* *params* )**

Initialize IPC. this function will check validiy of the IPC channels This function should be called by osInitialize

Parameters

in	<i>params</i>	- pointer for future enhancement parameters
----	---------------	---

Return values

<i>OS_HETERO_SUCCESS</i>	if initializtion was done successfully
--------------------------	--

**DPAA Module API**

<i>OS_HETERO_FAIL</i>	if failed to initialize
-----------------------	-------------------------

Warning

None

**3.7.7.15.3.12 void\* osIpcMultimodeChannelIdFind ( uint32\_t id, uint32\_t channel\_region\_index )**

search for a channel with specified ID in a specific IPC region. returns a pointer to the channel.

Parameters

in	<i>id</i>	- channel ID for the needed channel
in	<i>channel_region_index</i>	- the channels region index to look for the channel on

Return values

<i>Pointer</i>	to the relevant channel if was found successfully
<i>NULL</i>	if failed to find or already in use

Warning

None

**3.7.7.15.3.13 void\* osIpcChannelIdFind ( uint32\_t id )**

search for a channel with specified ID. returns a pointer to the channel.

Parameters

in	<i>id</i>	- channel ID for the needed channel
----	-----------	-------------------------------------

Return values

<i>Pointer</i>	to the relevant channel if was found successfully
<i>NULL</i>	if failed to find or already in use

Warning

None

**3.7.7.15.3.14 void\* osIpcDspChannelIdFind ( uint32\_t id )**

search for a DSP-DSP channel with specified ID. returns a pointer to the channel.

Parameters

in	<i>id</i>	- dsp channel ID for the needed channel
----	-----------	---

Return values

<i>Pointer</i>	to the relevant channel if was found successfully
<i>NULL</i>	if failed to find or already in use

Warning

None

### 3.7.7.15.3.15 `os_het_status_t osIpcChannelConsumerOpen ( os_ipc_channel_consumer_open_← params_t * params )`

initialize a channel in which SDOS is a consumer.

Parameters

in	<i>params</i>	- parameters for opening a channel as consumer
----	---------------	--

Return values

<i>OS_HETERO_SUCCESS</i>	if initializtion was done successfully
<i>OS_HETERO_FAIL</i>	if failed to initialize

Warning

If SC is the producer and consumer of a channel and MESH interrupt is used then osIpcChannelProducerOpen must be called before this function.

### 3.7.7.15.3.16 `os_het_status_t osIpcChannelProducerOpen ( os_ipc_channel_producer_open_← params_t * params )`

initialize a channel in which SDOS is a producer.

Parameters

in	<i>params</i>	- parameters for opening a channel as producer
----	---------------	--

## DPAA Module API

Return values

<i>OS_HETERO_SUCCESS</i>	if initializtion was done successfully
<i>OS_HETERO_FAIL</i>	if failed to initialize

Warning

None

**3.7.7.15.3.17 *os\_het\_status\_t osIpcMpICMsiCoalescingSet ( uint32\_t(\*) channels[], uint32\_t size )***

Set MPIC MSI coalescing

Parameters

in	<i>channels</i>	- channels array to set coalescing on
in	<i>size</i>	- number of channels in the array

Return values

<i>OS_HETERO_SUCCESS</i>	if initializtion was done successfully
<i>OS_HETERO_FAIL</i>	if failed to initialize

Warning

The consumer of all channels set for coalescing must be the same core. All the channels must use MPIC MSI interrupts

**3.7.7.15.3.18 *os\_het\_status\_t osIpcChannelInitializedVerify ( void \* ch )***

Check if channel is initialized by both consumer and producer In case it is not clear that a channel is ready before beginning to use it, it is possible to use this function.

Parameters

in	<i>ch</i>	- Handle of the relevant channel as received from osIpcChannelIdFind
----	-----------	--

Return values

<i>OS_HETERO_SUCCESS</i>	if channel is initialized by both producer and consumer
<i>OS_HETERO_FAIL</i>	if channel is not initialized by producer or/and consumer

Warning

None s

### 3.7.7.16 B4860 SmartDsp OS Devices

#### 3.7.7.16.1 Overview

##### Macros

- #define **OS\_MEM\_RESERVED**(start\_addr, next\_addr) volatile uint8\_t reserved ## start\_addr [next\_addr - start\_addr]
- #define **g\_dsp\_ccsr\_map** g\_soc\_ccsr\_map
- #define **OS\_SOC\_DSP\_NUM\_CLUSTERS** 3
- #define **OS\_SOC\_DSP\_CORES\_IN\_CLUSTER** 2
- #define **OS\_SOC\_MAX\_NUM\_OF\_CORES** (**OS\_SOC\_DSP\_NUM\_CLUSTERS** \* **OS\_SOC\_DSP\_CORES\_IN\_CLUSTER**)
- #define **OS\_SOC\_DSP\_LOWEST\_CORENUM** 4
- #define **OS\_SOC\_PA\_NUM\_CLUSTERS** 1
- #define **OS\_SOC\_PA\_CORES\_IN\_CLUSER** 4
- #define **OS\_SOC\_PA\_THREADS\_PER\_CORE** 2
- #define **OS\_SOC\_MAX\_NUM\_OF\_PA\_CORES** (**OS\_SOC\_PA\_NUM\_CLUSTERS** \* **OS\_SOC\_PA\_CORES\_IN\_CLUSER**)
- #define **OS\_SOC\_MAX\_NUM\_OF\_PA\_THREADS** (**OS\_SOC\_MAX\_NUM\_OF\_PA\_CORES** \* **OS\_SOC\_PA\_THREADS\_PER\_CORE**)
- #define **OS\_SOC\_PA\_LOWEST\_CORENUM** 0
- #define **OS\_SOC\_MAX\_NUM\_OF\_MESSAGES** 2
- #define **DSP\_CLUSTER\_REGS\_DEFAULT** 0xFEC00000
- #define **DSP\_CCSR\_REGS\_DEFAULT** 0x7F000000
- #define **SOC\_DSP\_MAPLE\_DEFAULT** 0x7F800000
- #define **SOC\_DSP\_MAPLE\_MBUS\_DEFAULT** 0x79000000
- #define **NUM\_OF\_MEMMAP\_CPRI\_UNITS** 8
- #define **MAX\_NUM\_OF\_VIRTS** 32
- #define **NUMBER\_OF\_WDTS** 2
- #define **MAPLE\_IN\_PLATFORM** TRUE
- #define **NUM\_OF\_MAPLES** 3
- #define **NUM\_OF\_HW\_TIMER\_32b\_GROUPS** 8
- #define **NUM\_OF\_HW\_TIMERS\_32b\_PER\_MODULE** 4
- #define **NUM\_OF\_HW\_TIMERS\_32b\_MODULES\_PER\_GROUP** 4
- #define **NUM\_OF\_HW\_TIMERS\_32b** (**NUM\_OF\_HW\_TIMER\_32b\_MODULES** \* **NUM\_OF\_HW\_TIMERS\_32b\_PER\_MODULE**)
- #define **NUM\_OF\_HW\_TIMER\_32b\_MODULES** (**NUM\_OF\_HW\_TIMERS\_32b** \* **NUM\_OF\_HW\_TIMER\_32b\_GROUPS**)
- #define **SC39XX\_NUM\_OF\_TIMERS** 4
- #define **NUMBER\_OF\_HW\_SEMAPHORES** 8
- #define **NUMBER\_OF\_OCN\_DMA** 2
- #define **NUMBER\_OF\_OCN\_DMA\_CH** 8
- #define **NUMBER\_OF\_OCN\_DMA\_ATMU\_WIN** 10
- #define **NUMBER\_OF\_HSSI\_PHY\_PORTS** (**LYNX0\_IN\_PLATFORM** + **LYNX1\_IN\_PLATFORM**)
- #define **MAX\_NUM\_SRIO\_PORTS** 16
- #define **NUMBER\_OF\_SRIO\_PHY\_PORTS** **NUMBER\_OF\_HSSI\_PHY\_PORTS**
- #define **NUMBER\_OF\_RIO\_ATMU\_IN\_WIN** 5
- #define **NUMBER\_OF\_RIO\_ATMU\_OUT\_WIN** 9
- #define **SRIO\_SUPPORTS\_ACCEPT\_ALL** TRUE
- #define **MAPLE\_DIRECT\_ACCESES** TRUE
- #define **MAX\_NUM\_MAPLE** 3

## DPAA Module API

- #define MAX\_NUM\_OF\_MAPLE\_PE 8
- #define MAX\_NUM\_OF\_CHANNELS\_PER\_PE 16
- #define CLEAR\_LEVEL\_INTERRUPT(ADDR, DATA)

### Tick Configuration

Values for a 1ms and 10ms clock are listed below.

- #define INTERRUPTS\_PER\_SEC\_1000 1000
- #define INTERRUPTS\_PER\_SEC\_100 100
- #define SOC\_TICK\_001MS INTERRUPTS\_PER\_SEC\_1000
- #define SOC\_TICK\_010MS INTERRUPTS\_PER\_SEC\_100
- #define SOC\_TICK\_DEFAULT SOC\_TICK\_010MS

### Core IDs

- #define CORE0\_ID 0x0000U
- #define CORE1\_ID 0x0001U
- #define CORE2\_ID 0x0002U
- #define CORE3\_ID 0x0003U
- #define CORE4\_ID 0x0004U
- #define CORE5\_ID 0x0005U
- #define ANY\_CORE\_ID 0xFFFFEU
- #define EXTERNAL\_MASTER\_ID 0xFFFFFU

### CLuster IDs

- #define CLUSTER0\_ID 0x0000U
- #define CLUSTER1\_ID 0x0001U
- #define CLUSTER2\_ID 0x0002U
- #define ANY\_CLUSTER\_ID 0xFFFFEU

### MMU Defines

- #define NUMBER\_OF\_MMU\_PROG\_MATT 16
- #define NUMBER\_OF\_MMU\_DATA\_MATT 32
- #define SUPPORTS\_MMU\_FSM TRUE
- #define SUPPORTS\_MMU\_NEXT\_LINE\_PREFETCH TRUE

### CME Defines

- #define NUMBER\_OF\_CME\_DATA\_CHANNELS 8
- #define NUMBER\_OF\_CME\_PROG\_CHANNELS 8

### Cluster L2 Cache

- #define PRIVATE\_L2\_CACHE FALSE
- #define NUMBER\_L2\_CACHE\_PARTITIONS 8

### 3.7.7.16.2 Macro Definition Documentation

**3.7.7.16.2.1 #define OS\_MEM\_RESERVED( *start\_addr*, *next\_addr* ) volatile uint8\_t reserved ##  
          *start\_addr* [*next\_addr* - *start\_addr*]**

Reserved uint8\_t space generation; Useful for memory maps.

**3.7.7.16.2.2 #define g\_dsp\_ccsr\_map g\_soc\_ccsr\_map**

Backward compatibility.

**3.7.7.16.2.3 #define INTERRUPTS\_PER\_SEC\_1000 1000**

tick interrupts per 1000 seconds

**3.7.7.16.2.4 #define INTERRUPTS\_PER\_SEC\_100 100**

tick interrupts per 100 seconds

**3.7.7.16.2.5 #define SOC\_TICK\_001MS INTERRUPTS\_PER\_SEC\_1000**

Tick interrupts per 1 mili seconds.

**3.7.7.16.2.6 #define SOC\_TICK\_010MS INTERRUPTS\_PER\_SEC\_100**

Tick interrupts per 10 mili seconds.

**3.7.7.16.2.7 #define SOC\_TICK\_DEFAULT SOC\_TICK\_010MS**

default Tick interrupts interval

**3.7.7.16.2.8 #define OS\_SOC\_DSP\_NUM\_CLUSTERS 3**

Number of DSP clusters in device.

**3.7.7.16.2.9 #define OS\_SOC\_DSP\_CORES\_IN\_CLUSTER 2**

Number of DSP cores in each cluster.

**3.7.7.16.2.10 #define OS\_SOC\_MAX\_NUM\_OF\_CORES (OS\_SOC\_DSP\_NUM\_CLUSTERS \*  
                  OS\_SOC\_DSP\_CORES\_IN\_CLUSTER)**

Number of DSP cores in the SoC.

**3.7.7.16.2.11 #define OS\_SOC\_DSP\_LOWEST\_CORENUM 4**

Core enumeration of the lowest numbered DSP core in the SoC.

## DPAA Module API

**3.7.7.16.2.12 #define OS\_SOC\_PA\_NUM\_CLUSTERS 1**

Number of PA clusters in device.

**3.7.7.16.2.13 #define OS\_SOC\_PA\_CORES\_IN\_CLUSTER 4**

Number of PA cores in each cluster.

**3.7.7.16.2.14 #define OS\_SOC\_PA\_THREADS\_PER\_CORE 2**

Number of PA hyper threads per core.

**3.7.7.16.2.15 #define OS\_SOC\_MAX\_NUM\_OF\_PA\_CORES (OS\_SOC\_PA\_NUM\_CLUSTERS \* OS\_SOC\_PA\_CORES\_IN\_CLUSTER)**

Number of PA cores in the SoC.

**3.7.7.16.2.16 #define OS\_SOC\_MAX\_NUM\_OF\_PA\_THREADS (OS\_SOC\_MAX\_NUM\_OF\_PA\_CORES \* OS\_SOC\_PA\_THREADS\_PER\_CORE)**

Number of PA hyper threads in the SoC.

**3.7.7.16.2.17 #define OS\_SOC\_PA\_LOWEST\_CORENUM 0**

Core enumeration of the lowest numbered PA core in the SoC.

**3.7.7.16.2.18 #define OS\_SOC\_MAX\_NUM\_OF\_MESSAGES 2**

Number of interrupt lines from each core to each other for point to point messages.

**3.7.7.16.2.19 #define CORE0\_ID 0x0000U**

SC core 0 ID.

**3.7.7.16.2.20 #define CORE1\_ID 0x0001U**

SC core 1 ID.

**3.7.7.16.2.21 #define CORE2\_ID 0x0002U**

SC core 2 ID.

**3.7.7.16.2.22 #define CORE3\_ID 0x0003U**

SC core 3 ID.

**3.7.7.16.2.23 #define CORE4\_ID 0x0004U**

SC core 4 ID.

**3.7.7.16.2.24 #define CORE5\_ID 0x0005U**

SC core 5 ID.

**3.7.7.16.2.25 #define ANY\_CORE\_ID 0xFFFFEU**

any SC core ID

**3.7.7.16.2.26 #define EXTERNAL\_MASTER\_ID 0xFFFFU**

external master ID

**3.7.7.16.2.27 #define CLUSTER0\_ID 0x0000U**

Cluster 0 ID.

**3.7.7.16.2.28 #define CLUSTER1\_ID 0x0001U**

Cluster 1 ID.

**3.7.7.16.2.29 #define CLUSTER2\_ID 0x0002U**

Cluster 2 ID.

**3.7.7.16.2.30 #define ANY\_CLUSTER\_ID 0xFFFFEU**

Any Cluster ID.

**3.7.7.16.2.31 #define DSP\_CLUSTER\_REGS\_DEFAULT 0xFEC00000**

Hardwired by SoC; When the processor exits reset, only MMU descriptor 0 is enabled for base virtual address 0xFEC00000, size 256 KByte, shared between all tasks.

**3.7.7.16.2.32 #define DSP\_CCSR\_REGS\_DEFAULT 0x7F000000**

Set by OS.

**3.7.7.16.2.33 #define SOC\_DSP\_MAPLE\_DEFAULT 0x7F800000**

MapleB3LW 0 SBUS virtual address base.

**3.7.7.16.2.34 #define SOC\_DSP\_MAPLE\_MBUS\_DEFAULT 0x79000000**

MapleB3 MBUS virtual base address.

**3.7.7.16.2.35 #define NUM\_OF\_MEMMAP\_CPRI\_UNITS 8**

Number of CPRI unit entries in memory map (not necessarily conforms to real number of CPRI units in device)

## DPAA Module API

### 3.7.7.16.2.36 #define MAX\_NUM\_OF\_VIRTS 32

The number of available virtual interrupts.

### 3.7.7.16.2.37 #define NUMBER\_OF\_MMU\_PROG\_MATT 16

number of mmu program matt

### 3.7.7.16.2.38 #define NUMBER\_OF\_MMU\_DATA\_MATT 32

number of mmu data matt

### 3.7.7.16.2.39 #define SUPPORTS\_MMU\_FSM TRUE

supports in MMU flexibale segmant

### 3.7.7.16.2.40 #define SUPPORTS\_MMU\_NEXT\_LINE\_PREFETCH TRUE

number of mmu next line prefetch

### 3.7.7.16.2.41 #define NUMBER\_OF\_CME\_DATA\_CHANNELS 8

number of cme data channels

### 3.7.7.16.2.42 #define NUMBER\_OF\_CME\_PROG\_CHANNELS 8

number of cme program channels

### 3.7.7.16.2.43 #define PRIVATE\_L2\_CACHE FALSE

L2 cache per core.

### 3.7.7.16.2.44 #define NUMBER\_L2\_CACHE\_PARTITIONS 8

number of l2 partition id

### 3.7.7.16.2.45 #define NUMBER\_OF\_WDTS 2

Number of DSP Cluster WDT.

### 3.7.7.16.2.46 #define MAPLE\_IN\_PLATFORM TRUE

Boolean - Is MAPLE be present on device.

Should be set to FALSE if using an MAPLE off the SoC

### 3.7.7.16.2.47 #define NUM\_OF\_MAPLES 3

Number of maples in the system.

**3.7.7.16.2.48 #define NUM\_OF\_HW\_TIMER\_32b\_GROUPS 8**

Number of 32b timer groups.

**3.7.7.16.2.49 #define NUM\_OF\_HW\_TIMERS\_32b\_PER\_MODULE 4**

Number of 32b timer per modules.

**3.7.7.16.2.50 #define NUM\_OF\_HW\_TIMERS\_32b\_MODULES\_PER\_GROUP 4**

Number of 32b mpdules per group.

**3.7.7.16.2.51 #define NUM\_OF\_HW\_TIMERS\_32b (NUM\_OF\_HW\_TIMER\_32b\_MODULES \*  
NUM\_OF\_HW\_TIMERS\_32b\_PER\_MODULE)**

Number of 32b timers.

**3.7.7.16.2.52 #define NUM\_OF\_HW\_TIMER\_32b\_MODULES (NUM\_OF\_HW\_TIMERS\_32b\_M←  
ODULES\_PER\_GROUP \* NUM\_OF\_HW\_TIMER\_32b\_GROUPS)**

Number of timer 32b modules.

**3.7.7.16.2.53 #define SC39XX\_NUM\_OF\_TIMERS 4**

Number of sc3900 timers.

**3.7.7.16.2.54 #define NUMBER\_OF\_HW\_SEMAPHORES 8**

Hardware Semaphore defines.

Indicated that the WDT can't reset the SoC

**3.7.7.16.2.55 #define NUMBER\_OF\_OCN\_DMA 2**

Number of OCean DMA (for PCI-e and sRIO).

**3.7.7.16.2.56 #define NUMBER\_OF\_OCN\_DMA\_CH 8**

Number of channels for each OCean DMA.

**3.7.7.16.2.57 #define NUMBER\_OF\_OCN\_DMA\_ATMU\_WIN 10**

Number of ATMU windows per OCean DMA.

**3.7.7.16.2.58 #define NUMBER\_OF\_HSSI\_PHY\_PORTS (LYNX0\_IN\_PLATFORM +  
LYNX1\_IN\_PLATFORM)**

Number of HSSI (sRIO, PCI-e, SGMII\_ ports.

## DPAA Module API

### **3.7.7.16.2.59 #define MAX\_NUM\_SRIO\_PORTS 16**

Maximum number of sRIO ports defined in the standard.

### **3.7.7.16.2.60 #define NUMBER\_OF\_SRIO\_PHY\_PORTS NUMBER\_OF\_HSSI\_PHY\_PORTS**

Number of sRIO ports on DSP.

Number of sRIO mailboxes

### **3.7.7.16.2.61 #define NUMBER\_OF\_RIO\_ATMU\_IN\_WIN 5**

Number of sRIO inbound ATMU windows per port.

### **3.7.7.16.2.62 #define NUMBER\_OF\_RIO\_ATMU\_OUT\_WIN 9**

Number of sRIO outbound ATMU windows per port.

### **3.7.7.16.2.63 #define SRIO\_SUPPORTS\_ACCEPT\_ALL TRUE**

Defines whether the DSP can be configured to accept incoming packets for any sRIO ID.

### **3.7.7.16.2.64 #define MAPLE\_DIRECT\_ACCESSES TRUE**

Sets whether accesses to MAPLE are performed by OS functions or application provided functions.

### **3.7.7.16.2.65 #define MAX\_NUM\_MAPLE 3**

Number of MAPLE driver can handle.

### **3.7.7.16.2.66 #define MAX\_NUM\_OF\_MAPLE\_PE 8**

Number of MAPLE PEs (supported by sdos) in the SoC.

### **3.7.7.16.2.67 #define MAX\_NUM\_OF\_CHANNELS\_PER\_PE 16**

Max number of channels in a singel PE.

### **3.7.7.16.2.68 #define CLEAR\_LEVEL\_INTERRUPT( ADDR, DATA )**

#### **Value:**

```
{ register uint32_t ensure_read; \
    WRITE_UINT32_DBAR_SCFG(ADDR,DATA); \
    READ_UINT32(ensure_read,ADDR); }
```

CLEAR\_LEVEL\_INTERRUPT is the mechanism used to clear level interrups at their source (not EPIC) where the driver doesn't know how to detect false positives on interrupt assertions.

This is not used by all drivers - ONLY where the condition above is fullfilled

CLEAR\_LEVEL\_INTERRUPT - Generate read after write to the interrupt status register. The write clears the interrupt and the read stalls the core until the interrupt is actually cleard. same address for both read

and write.

### 3.7.7.17 SC39XX Definitions

#### 3.7.7.17.1 Overview

##### Macros

- #define ARCH\_CACHE\_LINE\_SIZE 128
- #define DSP\_CORE\_NUM\_DID 256
- #define DSP\_CORE\_NUM\_PID 256
- #define OS\_SYSTEM\_DID 1
- #define OS\_SYSTEM\_PID 1
- #define OS\_SHARED\_DID 0
- #define OS\_SHARED\_PID 0
- #define ARCH\_STACK\_MAX\_SIZE 0x00400000
- #define ARCH\_SYS\_STACK\_VIRT\_BASE 0x7B400000
- #define ARCH\_APP\_STACK\_VIRT\_BASE 0x7BC00000
- #define TASK\_STATUS\_REG 0x0000000C
- #define TASK\_STATUS2\_REG 0x00000004
- #define STACK\_DEFAULT
- #define TASK\_PC\_REG\_PLACE REG\_OFF\_LR0\_0
- #define TASK\_STATUS\_REG\_PLACE REG\_OFF\_LR0\_1
- #define TASK\_STATUS2\_REG\_PLACE REG\_OFF\_LR0\_2
- #define TASK\_ARG\_REG\_PLACE REG\_OFF\_R0
- #define TASK\_ARG\_PROCID\_REG\_PLACE REG\_OFF\_PROCID

##### Enumerations

- enum register\_offset\_in\_stack

#### SC39XX HWI Priorities

- enum {  
    SC39XX\_STACK\_M\_DSDA\_PL, SC39XX\_STACK\_M\_DSDB\_PL, SC39XX\_STACK\_M\_DS←  
    DC\_PL,  
    SC39XX\_CONTEXT\_TID, SC39XX\_CONTEXT\_SIZE }
- #define SR\_PRIORITIES\_NUMBER 32
- #define SR\_PRIORITY\_SHIFT 16
- #define SR\_PRIORITY\_MASK ((SR\_PRIORITIES\_NUMBER-1) << SR\_PRIORITY\_SHIFT)
- #define OS\_HWI\_PRIORITY0 1
- #define OS\_HWI\_PRIORITY1 2
- #define OS\_HWI\_PRIORITY2 3
- #define OS\_HWI\_PRIORITY3 4
- #define OS\_HWI\_PRIORITY4 5
- #define OS\_HWI\_PRIORITY5 6
- #define OS\_HWI\_PRIORITY6 7
- #define OS\_HWI\_PRIORITY7 8
- #define OS\_HWI\_PRIORITY8 9
- #define OS\_HWI\_PRIORITY9 10
- #define OS\_HWI\_PRIORITY10 11

## DPAA Module API

- #define OS\_HWI\_PRIORITY11 12
- #define OS\_HWI\_PRIORITY12 13
- #define OS\_HWI\_PRIORITY13 14
- #define OS\_HWI\_PRIORITY14 15
- #define OS\_HWI\_PRIORITY15 16
- #define OS\_HWI\_PRIORITY16 17
- #define OS\_HWI\_PRIORITY17 18
- #define OS\_HWI\_PRIORITY18 19
- #define OS\_HWI\_PRIORITY19 20
- #define OS\_HWI\_PRIORITY20 21
- #define OS\_HWI\_PRIORITY21 22
- #define OS\_HWI\_PRIORITY22 23
- #define OS\_HWI\_PRIORITY23 24
- #define OS\_HWI\_PRIORITY24 25
- #define OS\_HWI\_PRIORITY25 26
- #define OS\_HWI\_PRIORITY26 27
- #define OS\_HWI\_PRIORITY27 28
- #define OS\_HWI\_PRIORITY28 29
- #define OS\_HWI\_PRIORITY29 30
- #define OS\_HWI\_PRIORITY30 31
- #define OS\_HWI\_LAST\_PRIORITY OS\_HWI\_PRIORITY30
- #define NUMBER\_OF\_CORE\_INTERRUPTS 14
- #define ARCH\_CONTEXT\_SIZE 4
- #define OS\_HWI\_PRIORITY\_ALL\_SR\_PRIORITIES\_NUMBER
- #define OS\_HWI\_PRIORITY\_NMI (SR\_PRIORITIES\_NUMBER + 1)

### 3.7.7.17.2 Macro Definition Documentation

#### 3.7.7.17.2.1 #define SR\_PRIORITIES\_NUMBER 32

number of hardware interrupts priorities

#### 3.7.7.17.2.2 #define SR\_PRIORITY\_SHIFT 16

hardware interrupts priorities shift

#### 3.7.7.17.2.3 #define SR\_PRIORITY\_MASK ((SR\_PRIORITIES\_NUMBER-1) << SR\_PRIORITY\_SHIFT)

hardware interrupts priorities mask

#### 3.7.7.17.2.4 #define OS\_HWI\_PRIORITY0 1

Highest HWI priority.

#### 3.7.7.17.2.5 #define OS\_HWI\_PRIORITY1 2

hardware interrupt priority 2

#### 3.7.7.17.2.6 #define OS\_HWI\_PRIORITY2 3

hardware interrupt priority 3

**3.7.7.17.2.7 #define OS\_HWI\_PRIORITY3 4**

hardware interrupt priority 4

**3.7.7.17.2.8 #define OS\_HWI\_PRIORITY4 5**

hardware interrupt priority 5

**3.7.7.17.2.9 #define OS\_HWI\_PRIORITY5 6**

hardware interrupt priority 6

**3.7.7.17.2.10 #define OS\_HWI\_PRIORITY6 7**

hardware interrupt priority 7

**3.7.7.17.2.11 #define OS\_HWI\_PRIORITY7 8**

hardware interrupt priority 8

**3.7.7.17.2.12 #define OS\_HWI\_PRIORITY8 9**

hardware interrupt priority 9

**3.7.7.17.2.13 #define OS\_HWI\_PRIORITY9 10**

hardware interrupt priority 10

**3.7.7.17.2.14 #define OS\_HWI\_PRIORITY10 11**

hardware interrupt priority 11

**3.7.7.17.2.15 #define OS\_HWI\_PRIORITY11 12**

hardware interrupt priority 12

**3.7.7.17.2.16 #define OS\_HWI\_PRIORITY12 13**

hardware interrupt priority 13

**3.7.7.17.2.17 #define OS\_HWI\_PRIORITY13 14**

hardware interrupt priority 14

**3.7.7.17.2.18 #define OS\_HWI\_PRIORITY14 15**

hardware interrupt priority 15

**3.7.7.17.2.19 #define OS\_HWI\_PRIORITY15 16**

hardware interrupt priority 16

## DPAA Module API

**3.7.7.17.2.20 #define OS\_HWI\_PRIORITY16 17**

hardware interrupt priority 17

**3.7.7.17.2.21 #define OS\_HWI\_PRIORITY17 18**

hardware interrupt priority 18

**3.7.7.17.2.22 #define OS\_HWI\_PRIORITY18 19**

hardware interrupt priority 19

**3.7.7.17.2.23 #define OS\_HWI\_PRIORITY19 20**

hardware interrupt priority 20

**3.7.7.17.2.24 #define OS\_HWI\_PRIORITY20 21**

hardware interrupt priority 21

**3.7.7.17.2.25 #define OS\_HWI\_PRIORITY21 22**

hardware interrupt priority 22

**3.7.7.17.2.26 #define OS\_HWI\_PRIORITY22 23**

hardware interrupt priority 23

**3.7.7.17.2.27 #define OS\_HWI\_PRIORITY23 24**

hardware interrupt priority 24

**3.7.7.17.2.28 #define OS\_HWI\_PRIORITY24 25**

hardware interrupt priority 25

**3.7.7.17.2.29 #define OS\_HWI\_PRIORITY25 26**

hardware interrupt priority 26

**3.7.7.17.2.30 #define OS\_HWI\_PRIORITY26 27**

hardware interrupt priority 27

**3.7.7.17.2.31 #define OS\_HWI\_PRIORITY27 28**

hardware interrupt priority 28

**3.7.7.17.2.32 #define OS\_HWI\_PRIORITY28 29**

hardware interrupt priority 29

**3.7.7.17.2.33 #define OS\_HWI\_PRIORITY29 30**

hardware interrupt priority 30

**3.7.7.17.2.34 #define OS\_HWI\_PRIORITY30 31**

hardware interrupt priority 31

**3.7.7.17.2.35 #define OS\_HWI\_LAST\_PRIORITY OS\_HWI\_PRIORITY30**

Lowest HWI priority.

**3.7.7.17.2.36 #define NUMBER\_OF\_CORE\_INTERRUPTS 14**

number of core interrupts

**3.7.7.17.2.37 #define ARCH\_CONTEXT\_SIZE 4**

Architecture dependent context size.

**3.7.7.17.2.38 #define OS\_HWI\_PRIORITY\_ALL SR\_PRIORITIES\_NUMBER**

number of hwi priorities

**3.7.7.17.2.39 #define OS\_HWI\_PRIORITY\_NMI (SR\_PRIORITIES\_NUMBER + 1)**

NMI interrupt priority.

**3.7.7.17.2.40 #define ARCH\_CACHE\_LINE\_SIZE 128**

Cache line size.

**3.7.7.17.2.41 #define DSP\_CORE\_NUM\_DID 256**

Number of DID supported by core.

**3.7.7.17.2.42 #define DSP\_CORE\_NUM\_PID 256**

Number of PID supported by core.

**3.7.7.17.2.43 #define OS\_SYSTEM\_DID 1**

This is reserved and default DID for system context - MAY NOT BE CHANGED.

**3.7.7.17.2.44 #define OS\_SYSTEM\_PID 1**

This is reserved and default PID for system context - MAY NOT BE CHANGED.

**3.7.7.17.2.45 #define OS\_SHARED\_DID 0**

This is reserved and default DID for shared segments - MAY NOT BE CHANGED.

## DPAA Module API

### **3.7.7.17.2.46 #define OS\_SHARED\_PID 0**

This is reserved and default DID for shared segments - MAY NOT BE CHANGED.

### **3.7.7.17.2.47 #define ARCH\_STACK\_MAX\_SIZE 0x00400000**

All application stacks will have the same virtual address.

### **3.7.7.17.2.48 #define ARCH\_SYS\_STACK\_VIRT\_BASE 0x7B400000**

In order to provide stack protection, the maximum size needs to be known (set to 4MB)

### **3.7.7.17.2.49 #define ARCH\_APP\_STACK\_VIRT\_BASE 0x7BC00000**

System stack virtual address.

### **3.7.7.17.2.50 #define TASK\_STATUS\_REG 0x0000000C**

Task SR create value: Dual 16-bit, no saturation No scaling Twos-complement rounding 32-bit Arithmetic Saturation enabled.

### **3.7.7.17.2.51 #define TASK\_STATUS2\_REG 0x00000004**

Task SR2 create value: Interrupts enabled Interrupt level 0 Exception Mode ESP is the alternate stack pointer TSP is the stack pointer.

### **3.7.7.17.2.52 #define STACK\_DEFAULT**

Default stack content.

### **3.7.7.17.2.53 #define TASK\_PC\_REG\_PLACE REG\_OFF\_LR0\_0**

Task PC register place.

### **3.7.7.17.2.54 #define TASK\_STATUS\_REG\_PLACE REG\_OFF\_LR0\_1**

Task status register place.

### **3.7.7.17.2.55 #define TASK\_STATUS2\_REG\_PLACE REG\_OFF\_LR0\_2**

Task status register place.

### **3.7.7.17.2.56 #define TASK\_ARG\_REG\_PLACE REG\_OFF\_R0**

Task argument register place.

### **3.7.7.17.2.57 #define TASK\_ARG\_PROCID\_REG\_PLACE REG\_OFF\_PROCID**

Task PROCID register place.

### 3.7.7.17.3 Enumeration Type Documentation

#### 3.7.7.17.3.1 anonymous enum

Enumerator

- SC39XX\_STACK\_M\_DSDA\_PL*** Task's stack MMU Register A configuration.
- SC39XX\_STACK\_M\_DSDB\_PL*** Task's stack MMU Register B configuration.
- SC39XX\_STACK\_M\_DSDC\_PL*** Task's stack MMU Register C configuration.
- SC39XX\_CONTEXT\_TID*** Task's OS allocated TID.
- SC39XX\_CONTEXT\_SIZE*** number of bytes in the control structure

#### 3.7.7.17.3.2 enum register\_offset\_in\_stack

Registers offsets in the stack; the names reflect the real register names.

### 3.7.7.17.4 Tasks Runtime API.

#### 3.7.7.17.4.1 Overview

##### Data Structures

- struct [os\\_task\\_init\\_param\\_t](#)

##### Macros

- #define [TASK\\_NAME\\_LEN](#) 12
- #define [TASK\\_IDLE\\_ID](#) 0
- #define [TASK\\_NULL\\_ID](#) 0xFFFFFFFF
- #define [OS\\_NUM\\_OF\\_PRIORITIES](#) 32

##### Functions

- [os\\_status osTaskFind \(os\\_task\\_handle \\*task\\_handle\)](#)
- [os\\_status osTaskCreate \(os\\_task\\_handle task\\_handle, os\\_task\\_init\\_param\\_t \\*task\\_init\\_param\)](#)
- [os\\_status osTaskActivate \(os\\_task\\_handle task\\_handle\)](#)
- [os\\_status osTaskSuspend \(os\\_task\\_handle task\\_handle\)](#)
- [os\\_status osTaskDelete \(os\\_task\\_handle task\\_handle\)](#)
- [os\\_status osTaskDelay \(uint32\\_t timeout\)](#)
- [os\\_status osTaskPrioritySet \(os\\_task\\_handle task\\_handle, os\\_task\\_priority task\\_priority\)](#)
- [void osTaskSchedulerLock \(\)](#)
- [void osTaskSchedulerUnlock \(\)](#)
- [os\\_status osTaskSelf \(os\\_task\\_handle \\*task\\_handle\)](#)
- [uint32\\_t osTaskStatusGet \(os\\_task\\_handle task\\_handle\)](#)
- [uint32\\_t osTaskPrivateDataGet \(os\\_task\\_handle task\\_handle\)](#)
- [void osTaskPrivateDataSet \(os\\_task\\_handle task\\_handle, uint32\\_t private\\_data\)](#)
- [os\\_task\\_priority osTaskPriorityGet \(os\\_task\\_handle task\\_handle\)](#)
- [uint32\\_t osTaskPriorityReadyCount \(uint32\\_t priority\)](#)
- [os\\_status osTaskYield \(os\\_task\\_priority task\\_priority, os\\_task\\_handle next\\_task, os\\_task\\_handle \\*yielded\\_to\)](#)
- [char \\* osTaskNameGet \(os\\_task\\_handle task\\_handle\)](#)

## DPAA Module API

### Available task priorities.

- #define OS\_TASK\_PRIORITY\_HIGHEST 0
- #define OS\_TASK\_PRIORITY\_01 1
- #define OS\_TASK\_PRIORITY\_02 2
- #define OS\_TASK\_PRIORITY\_03 3
- #define OS\_TASK\_PRIORITY\_04 4
- #define OS\_TASK\_PRIORITY\_05 5
- #define OS\_TASK\_PRIORITY\_06 6
- #define OS\_TASK\_PRIORITY\_07 7
- #define OS\_TASK\_PRIORITY\_08 8
- #define OS\_TASK\_PRIORITY\_09 9
- #define OS\_TASK\_PRIORITY\_10 10
- #define OS\_TASK\_PRIORITY\_11 11
- #define OS\_TASK\_PRIORITY\_12 12
- #define OS\_TASK\_PRIORITY\_13 13
- #define OS\_TASK\_PRIORITY\_14 14
- #define OS\_TASK\_PRIORITY\_15 15
- #define OS\_TASK\_PRIORITY\_16 16
- #define OS\_TASK\_PRIORITY\_17 17
- #define OS\_TASK\_PRIORITY\_18 18
- #define OS\_TASK\_PRIORITY\_19 19
- #define OS\_TASK\_PRIORITY\_20 20
- #define OS\_TASK\_PRIORITY\_21 21
- #define OS\_TASK\_PRIORITY\_22 22
- #define OS\_TASK\_PRIORITY\_23 23
- #define OS\_TASK\_PRIORITY\_24 24
- #define OS\_TASK\_PRIORITY\_25 25
- #define OS\_TASK\_PRIORITY\_26 26
- #define OS\_TASK\_PRIORITY\_27 27
- #define OS\_TASK\_PRIORITY\_28 28
- #define OS\_TASK\_PRIORITY\_29 29
- #define OS\_TASK\_PRIORITY\_30 30
- #define OS\_TASK\_PRIORITY\_LOWEST 31

### Task status codes.

- #define OS\_TASK\_UNUSED 0x00000001
- #define OS\_TASK\_ACQUIRED 0x00000002
- #define OS\_TASK\_SUSPEND 0x00000004
- #define OS\_TASK\_PEND 0x00000008
- #define OS\_TASK\_TIMEOUT 0x00000010
- #define OS\_TASK\_DELAY 0x00000020
- #define OS\_TASK\_READY 0x00000040
- #define OS\_TASK\_RUNNING 0x00000080
- #define OS\_TASK\_EXPIRED 0x0000100

### 3.7.7.17.4.2 Data Structure Documentation

#### 3.7.7.17.4.2.1 struct os\_task\_init\_param\_t

Config parameters for a task.

##### Data Fields

- os\_task\_function task\_function

- os\_task\_arg `task_arg`
- uint32\_t `top_of_stack`
- uint32\_t `stack_size`
- uint32\_t `task_flags`
- os\_task\_priority `task_priority`
- char \* `task_name`
- uint32\_t `private_data`
- bool `init_stack`

### 3.7.7.17.4.2.2 Field Documentation

#### 3.7.7.17.4.2.3 `os_task_function os_task_init_param_t::task_function`

Task function - This function will run when the task will be activated.

This function should never exit

#### 3.7.7.17.4.2.4 `os_task_arg os_task_init_param_t::task_arg`

Task argument - Will be the parameter of task\_function.

#### 3.7.7.17.4.2.5 `uint32_t os_task_init_param_t::top_of_stack`

Top of task's stack.

#### 3.7.7.17.4.2.6 `uint32_t os_task_init_param_t::stack_size`

The size of the above space.

#### 3.7.7.17.4.2.7 `uint32_t os_task_init_param_t::task_flags`

Currently reserved.

#### 3.7.7.17.4.2.8 `os_task_priority os_task_init_param_t::task_priority`

Task priority - From OS\_TASK\_PRIORITY\_HIGHEST to OS\_TASK\_PRIORITY\_LOWEST.

#### 3.7.7.17.4.2.9 `char* os_task_init_param_t::task_name`

Task name - Should be not longer then TASK\_NAME\_LEN.

#### 3.7.7.17.4.2.10 `uint32_t os_task_init_param_t::private_data`

This field can be read and written from any point during the life span of the task.

#### 3.7.7.17.4.2.11 `bool os_task_init_param_t::init_stack`

Whether to initialize the stack.

This initialization is used by kernel awareness to see usage of the stack.

## DPAA Module API

### 3.7.7.17.4.3 Macro Definition Documentation

#### 3.7.7.17.4.3.1 **#define TASK\_NAME\_LEN 12**

Maximal task name.

#### 3.7.7.17.4.3.2 **#define TASK\_IDLE\_ID 0**

ID of background task.

#### 3.7.7.17.4.3.3 **#define TASK\_NULL\_ID 0xFFFFFFFF**

This ID never belongs to a valid task.

#### 3.7.7.17.4.3.4 **#define OS\_TASK\_PRIORITY\_HIGHEST 0**

task priority 0

#### 3.7.7.17.4.3.5 **#define OS\_TASK\_PRIORITY\_01 1**

task priority 1

#### 3.7.7.17.4.3.6 **#define OS\_TASK\_PRIORITY\_02 2**

task priority 2

#### 3.7.7.17.4.3.7 **#define OS\_TASK\_PRIORITY\_03 3**

task priority 3

#### 3.7.7.17.4.3.8 **#define OS\_TASK\_PRIORITY\_04 4**

task priority 4

#### 3.7.7.17.4.3.9 **#define OS\_TASK\_PRIORITY\_05 5**

task priority 5

#### 3.7.7.17.4.3.10 **#define OS\_TASK\_PRIORITY\_06 6**

task priority 6

#### 3.7.7.17.4.3.11 **#define OS\_TASK\_PRIORITY\_07 7**

task priority 7

#### 3.7.7.17.4.3.12 **#define OS\_TASK\_PRIORITY\_08 8**

task priority 8

**3.7.7.17.4.3.13 #define OS\_TASK\_PRIORITY\_09 9**

task priority 9

**3.7.7.17.4.3.14 #define OS\_TASK\_PRIORITY\_10 10**

task priority 10

**3.7.7.17.4.3.15 #define OS\_TASK\_PRIORITY\_11 11**

task priority 11

**3.7.7.17.4.3.16 #define OS\_TASK\_PRIORITY\_12 12**

task priority 12

**3.7.7.17.4.3.17 #define OS\_TASK\_PRIORITY\_13 13**

task priority 13

**3.7.7.17.4.3.18 #define OS\_TASK\_PRIORITY\_14 14**

task priority 14

**3.7.7.17.4.3.19 #define OS\_TASK\_PRIORITY\_15 15**

task priority 15

**3.7.7.17.4.3.20 #define OS\_TASK\_PRIORITY\_16 16**

task priority 16

**3.7.7.17.4.3.21 #define OS\_TASK\_PRIORITY\_17 17**

task priority 17

**3.7.7.17.4.3.22 #define OS\_TASK\_PRIORITY\_18 18**

task priority 18

**3.7.7.17.4.3.23 #define OS\_TASK\_PRIORITY\_19 19**

task priority 19

**3.7.7.17.4.3.24 #define OS\_TASK\_PRIORITY\_20 20**

task priority 20

**3.7.7.17.4.3.25 #define OS\_TASK\_PRIORITY\_21 21**

task priority 21

## DPAA Module API

**3.7.7.17.4.3.26 #define OS\_TASK\_PRIORITY\_22 22**

task priority 22

**3.7.7.17.4.3.27 #define OS\_TASK\_PRIORITY\_23 23**

task priority 23

**3.7.7.17.4.3.28 #define OS\_TASK\_PRIORITY\_24 24**

task priority 24

**3.7.7.17.4.3.29 #define OS\_TASK\_PRIORITY\_25 25**

task priority 25

**3.7.7.17.4.3.30 #define OS\_TASK\_PRIORITY\_26 26**

task priority 26

**3.7.7.17.4.3.31 #define OS\_TASK\_PRIORITY\_27 27**

task priority 27

**3.7.7.17.4.3.32 #define OS\_TASK\_PRIORITY\_28 28**

task priority 28

**3.7.7.17.4.3.33 #define OS\_TASK\_PRIORITY\_29 29**

task priority 29

**3.7.7.17.4.3.34 #define OS\_TASK\_PRIORITY\_30 30**

task priority 30

**3.7.7.17.4.3.35 #define OS\_TASK\_PRIORITY\_LOWEST 31**

task priority 31

**3.7.7.17.4.3.36 #define OS\_NUM\_OF\_PRIORITIES 32**

number of task priorities

Number of Available task priorities

**3.7.7.17.4.3.37 #define OS\_TASK\_UNUSED 0x00000001**

Task is not allocated.

**3.7.7.17.4.3.38 #define OS\_TASK\_ACQUIRED 0x00000002**

Task was allocated but not created.

**3.7.7.17.4.3.39 #define OS\_TASK\_SUSPEND 0x00000004**

Task was created but not activated yet.

It may also been activated and then suspended.

**3.7.7.17.4.3.40 #define OS\_TASK\_PEND 0x00000008**

Task is waiting for an event.

**3.7.7.17.4.3.41 #define OS\_TASK\_TIMEOUT 0x00000010**

Task is waiting for an event with a timeout.

At the beginning OS\_TASK\_PEND is also ON, but after timeout expires, it may stay alone.

**3.7.7.17.4.3.42 #define OS\_TASK\_DELAY 0x00000020**

Task is waiting for a timeout to expire.

**3.7.7.17.4.3.43 #define OS\_TASK\_READY 0x00000040**

A task is ready to run.

This state may be exist with or without OS\_TASK\_RUNNING.

**3.7.7.17.4.3.44 #define OS\_TASK\_RUNNING 0x00000080**

This task is the highest priority ready task and it is the first in its priority, thus it is the currently running task.

**3.7.7.17.4.3.45 #define OS\_TASK\_EXPIRED 0x0000100**

The timeout on which this task was waiting has expired.

**3.7.7.17.4.4 Function Documentation****3.7.7.17.4.4.1 os\_status osTaskFind ( os\_task\_handle \* *task\_handle* )**

Get the index of an unused task.

Parameters

**DPAA Module API**

out	<i>task_handle</i>	- Gets the task handle.
-----	--------------------	-------------------------

Return values

<i>OS_SUCCESS</i>	- Found
<i>OS_ERR_TSK_UNAVAIL</i>	- Not found

#### **3.7.7.17.4.4.2 `os_status osTaskCreate ( os_task_handle task_handle, os_task_init_param_t * task_init_param )`**

Create a task.

This function initializes the stack of a task, including the function to run. The task stack may also be filled with special value to monitor its usage. Note, that task is created in suspended state. User should call [osTaskActivate\(\)](#).

Parameters

in	<i>task_init_param</i>	- Task configuration parameters.
in	<i>task_handle</i>	- Task to be created.

Return values

<i>OS_SUCCESS</i>	- Created
<i>OS_ERR_TSK_ALREADY_CREATED</i>	- Not created

#### **3.7.7.17.4.4.3 `os_status osTaskActivate ( os_task_handle task_handle )`**

This function removes task from suspend state.

If the task is not suspended, the function has no effect. If the task is not delayed or pended, it is moved to the ready state, and scheduler is called. If this is the highest priority ready task and it is the first in its priority queue, then it will resume or start.

Parameters

in	<i>task_handle</i>	- Handle of the task to be activated.
----	--------------------	---------------------------------------

Return values

<i>OS_SUCCESS</i>	- Activated
<i>OS_ERR_TSK_OS_ER←</i>	- Not activated
<i>R_ALREADY_ACTIVE</i>	

### 3.7.7.17.4.4.4 **os\_status osTaskSuspend ( os\_task\_handle task\_handle )**

Move task to suspend state.

When a task is created it is placed in suspend state. Then it can be removed from that state by `osTaskActivate()` and returned to the suspend state by this function.

Parameters

in	<i>task_handle</i>	- Handle of task to suspend.
----	--------------------	------------------------------

Return values

<i>OS_SUCCESS</i>	- Suspended
<i>OS_ERR_TSK_ALREA←</i>	- Not suspended
<i>DY_SUSPENDED</i>	

Warning

Do not call this function for background

### 3.7.7.17.4.4.5 **os\_status osTaskDelete ( os\_task\_handle task\_handle )**

Deletes a task.

If a task is created, then it is removed from any event its pending on and its TCB is freed. If task deletes itself, then scheduler is called.

Parameters

in	<i>task_handle</i>	- Handle of task to delete.
----	--------------------	-----------------------------

Return values

<i>OS_SUCCESS</i>	- Deleted
<i>OS_ERR_TSK_NOT_C←</i>	- Not deleted
<i>REATED</i>	
<i>OS_ERR_TSK_DELETE←</i>	- Can not delete a running task when sceduler is locked. Will cause crash.
<i>E_LOCKED</i>	

## DPAA Module API

### Warning

Do not call this function for background

### **3.7.7.17.4.4.6 os\_status osTaskDelay ( uint32\_t timeout )**

Delay a running task.

Blocks a task for the specified number of ticks. Background task can never be delayed and must be always ready to run.  
This functionality relies on Tick operation.

#### Parameters

in	<i>timeout</i>	- number ticks to delay.
----	----------------	--------------------------

#### Return values

<i>OS_SUCCESS</i>	- Delayed
<i>OS_ERR_TSK_DELAY_IN_INTERRUPT</i>	- Can not delay a task from interrupt context.
<i>OS_ERR_TSK_DELAY_IN_LOCK</i>	- Can not delay a running task when scheduler is locked. This will prevent multiple delays on the same task.

### Warning

Do not call this function for background

### **3.7.7.17.4.4.7 os\_status osTaskPrioritySet ( os\_task\_handle task\_handle, os\_task\_priority task\_priority )**

Set priority of a task.

Task priority is dynamic. Users can change its priority at any point and this change is immediate.

#### Parameters

in	<i>task_handle</i>	- Handle of task to set priority of.
in	<i>task_priority</i>	- Task's new priority.

Return values

<i>OS_SUCCESS</i>	- Priority was set
<i>OS_ERR_TSK_NOT_CREATED</i>	- Task was uncreated

### 3.7.7.17.4.4.8 void osTaskSchedulerLock ( )

Lock scheduler so running task will not be replaced.

This is useful for critical sections where the task wants to protect itself only from other tasks and not from HWI or SWI, So it does not prolong interrupt latency.

Warning

Call this function only from task

### 3.7.7.17.4.4.9 void osTaskSchedulerUnlock ( )

Unlock scheduler so running task can be replaced. This is useful for critical sections where the task wants to protect itself only from other tasks and not from HWI or SWI, So it does not prolong interrupt latency.

Warning

Call this function only from task

### 3.7.7.17.4.4.10 os\_status osTaskSelf ( os\_task\_handle \* *task\_handle* )

Gets the handle of the running task.

Parameters

<i>out</i>	<i>task_handle</i>	- reference to a task handle.
------------	--------------------	-------------------------------

Return values

<i>OS_SUCCESS</i>	- Handle is valid
<i>OS_ERR_TSK_NOT_ACTIVE</i>	- In SWI or HWI.

Warning

Call this function only from task

## DPAA Module API

### **3.7.7.17.4.4.11 uint32\_t osTaskStatusGet ( os\_task\_handle task\_handle )**

Gets the status of a task. Returns the status of a task. A status can be any valid combination of status bits as explained in chapter 4 of the documentation.

Parameters

in	<i>task_handle</i>	- Gets the task handle.
----	--------------------	-------------------------

Returns

Task's Status, i.e. a legal combination of:

- OS\_TASK\_UNUSED
- OS\_TASK\_ACQUIRED
- OS\_TASK\_SUSPEND
- OS\_TASK\_PEND
- OS\_TASK\_TIMEOUT
- OS\_TASK\_DELAY
- OS\_TASK\_READY
- OS\_TASK\_RUNNING

### **3.7.7.17.4.4.12 uint32\_t osTaskPrivateDataGet ( os\_task\_handle task\_handle )**

Gets private data of a task. Private data is a 4 bytes field associated with task that are maintained through the life span of a task. This field can be retrieved by any entity in the system.

Parameters

in	<i>task_handle</i>	- Handle of task to get private data of.
----	--------------------	--

Returns

Private data of a task.

### **3.7.7.17.4.4.13 void osTaskPrivateDataSet ( os\_task\_handle task\_handle, uint32\_t private\_data )**

Sets private data of a task. Private data is a 4 bytes field associated with task that are maintained through the life span of a task. This field Can be set by any entity in the system to pass data into a task.

## Parameters

in	<i>task_handle</i>	- Handle of task to set private data of.
in	<i>private_data</i>	- Private data.

**3.7.7.17.4.4.14 os\_task\_priority osTaskPriorityGet ( os\_task\_handle *task\_handle* )**

Gets task's priority.

## Parameters

in	<i>task_handle</i>	- Handle of task to get the priority of.
----	--------------------	--

## Returns

Task's priority.

**3.7.7.17.4.4.15 uint32\_t osTaskPriorityReadyCount ( uint32\_t *priority* )**

Counts ready tasks in specified priority.

This function is useful to see if user may call osTaskYield for this priority.

## Parameters

in	<i>priority</i>	- Priority to count.
----	-----------------	----------------------

## Returns

Number of tasks in the priority.

**3.7.7.17.4.4.16 os\_status osTaskYield ( os\_task\_priority *task\_priority*, os\_task\_handle *next\_task*, os\_task\_handle \* *yielded\_to* )**

Schedule a different task in same priority.

If there are multiple tasks in the same priority then this function can be used. Either:  
to perform cooperative scheduling, when a task may step aside and let another task in its own priority take the CPU, or, other thread of execution may determine what is the next task that will run at this priority.  
For instance by calling this function in tick software interrupt handler. The function can let the next task in the same priority run, or let the task specified by *next\_task* run, if its in *task\_priority*.  
The task that was resumed is returned in *yielded\_to*.

## DPAA Module API

Parameters

in	<i>task_priority</i>	- priority to yield in.
in	<i>next_task</i>	- Move to if in same priority.
out	<i>yielded_to</i>	- The task that was promoted to be first in its priority.

Return values

<i>OS_SUCCESS</i>	
<i>OS_ERR_TSK_YIELD_TO_ILLEGAL_TASK</i>	- If next_task is not in task_priority priority.
<i>OS_ERR_TSK_YIELD_TO_SINGLE_TASK</i>	- there is only one task on this priority.

Warning

Do not call this before osStart

### 3.7.7.17.4.4.17 `char* osTaskNameGet ( os_task_handle task_handle )`

Gets name of a task. The name is what was registered in the task\_name field of [os\\_task\\_init\\_param\\_t](#) when [osTaskCreate\(\)](#) was called.

Parameters

in	<i>task_handle</i>	- task
----	--------------------	--------

Returns

The name of the task.

Warning

Do not call this function in HWI/SWI

## 3.7.8 Hardware Timers Initialization API

### 3.7.8.1 Overview

Hardware timers in the SoC Initialization API.

### Data Structures

- struct [hw\\_timers32\\_data\\_t](#)
- struct [timer32\\_trigger\\_params\\_t](#)
- struct [timer32\\_group\\_init\\_params\\_t](#)

## Enumerations

- enum `timer32_input_select_t`

## Functions

- os\_status `hwTimer32Initialize()`
- os\_status `hwTimer32GroupInitialize(timer32_group_init_params_t *params)`

### 3.7.8.2 Data Structure Documentation

#### 3.7.8.2.1 struct `hw_timers32_data_t`

structure of 32 bit timers data.

##### Data Fields

- uint8\_t `timer32_core_id [NUM_OF_HW_TIMERS_32b]`

##### 3.7.8.2.1.1 Field Documentation

###### 3.7.8.2.1.1.1 `uint8_t hw_timers32_data_t::timer32_core_id[NUM_OF_HW_TIMERS_32b]`

owning core for each of the 32-bit timers

#### 3.7.8.2.2 struct `timer32_trigger_params_t`

Timer32 counting trigger initialization structure.

##### Data Fields

- `hw_timer_trigger_input_t trigger_type`
- `timer32_input_select_t trigger_input`

##### 3.7.8.2.2.1 Field Documentation

###### 3.7.8.2.2.1.1 `hw_timer_trigger_input_t timer32_trigger_params_t::trigger_type`

counting trigger type

###### 3.7.8.2.2.1.2 `timer32_input_select_t timer32_trigger_params_t::trigger_input`

trigger mux input selection

## DPAA Module API

### 3.7.8.2.3 `struct timer32_group_init_params_t`

parameters for timer32 module initialization structure

#### Data Fields

- `timer32_trigger_params_t trigger_params [TIMER32_NUM_OF_TRIGGERES_PER_GROUP]`
- `timer_clock_input_t clock_in`
- `soc_timer32_group_t group_num`

#### 3.7.8.2.3.1 Field Documentation

##### 3.7.8.2.3.1.1 `timer32_trigger_params_t timer32_group_init_params_t::trigger_params[TIME←R32_NUM_OF_TRIGGERES_PER_GROUP]`

counting trigger initialization parameters

##### 3.7.8.2.3.1.2 `timer_clock_input_t timer32_group_init_params_t::clock_in`

clock input selection (architecture dependent)

##### 3.7.8.2.3.1.3 `soc_timer32_group_t timer32_group_init_params_t::group_num`

HW timers module to initialize.

architecture dependent

### 3.7.8.3 Enumeration Type Documentation

#### 3.7.8.3.1 `enum timer32_input_select_t`

SoC HW timers32 MUX input selection.

### 3.7.8.4 Function Documentation

#### 3.7.8.4.1 `os_status hwTimer32Initialize( )`

Initializes the hardware timers32 module.

Returns

`OS_SUCCESS`

**3.7.8.4.2 os\_status hwTimer32GroupInitialize ( timer32\_group\_init\_params\_t \* *params* )**

Initialize a group of timer modules (4 modules per group).

## DPAA Module API

Parameters

in	<i>params</i>	- The module initialization params
----	---------------	------------------------------------

Return values

<i>OS_SUCCESS</i>	- The hardware timer was successfully created.
<i>OS_ERR_HW_TM_INV↔ALID</i>	- Invalid hardware timer number.
<i>OS_ERR_HW_TM_MODE_INVALID</i>	- Invalid or unsupported hardware timer mode.
<i>OS_ERR_HW_TM_INTERVAL_UNSUPPORTED</i>	- Unsupported interval.
<i>OS_ERR_HW_TM_SOURCE_CLOCK_INVALID</i>	- Invalid source clock.
<i>OS_ERR_HW_TM_PRIORITY_INVALID</i>	- Invalid HWI priority.
<i>OS_ERR_HW_TM_ALREADY_CREATED</i>	- The hardware timer is already created.

**How to Reach Us:**

**Home Page:**

[freescale.com](http://freescale.com)

**Web Support:**

[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address:  
[freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, CodeWarrior, QorIQ, and StarCore are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QorIQ Qonverge is a trademark of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners.

© 2009-2015 Freescale Semiconductor, Inc.

