## LPC55Sxx Safety Example



## **Contents**

Chapter 1 IEC60730B Safety library example user's guide	
Chapter 2 Hardware settings	4
Chapter 3 File structure	8
Chapter 4 Example application	10
Chapter 5 Running example	14
Chapter 6 IEC60730B tests	24
Chanter 7 Revision history	27

# Chapter 1 IEC60730B Safety library example user's guide

For easier development of the IEC60730B application, the library also provides the example code. This example is distributed through the MCUXpresso SDK website. This example user's guide describes how to set the hardware correctly and how to use the example code with the IEC60730B Safety library.

The library user's guide is the main documentation for IEC60730B. It is also part of this package and you can download it at www.nxp.com/IEC60730.

User's Guide 3/28

# Chapter 2 Hardware settings

This chapter describes how to set up the hardware of the evaulation board. The MCU peripherals' setup is described later on.

The IEC60730B library example for the LPC55Sxx family supports the following development boards:

- LPCxpresso55S69
- LPCxpresso55S36
- LPCxpresso55S28


To run the IEC60730B example application, it is neccessary to make some hardware settings. For the default configuration of your development board, see the corresponding board's user manual at <a href="https://www.nxp.com">www.nxp.com</a>.

## 2.1 LPCXpresso55S69

#### Debugger:

To use the on-board debugger and power the board via USB, make sure that jumper J3 is set to "Loc". Then connect the USB to connector P6.

The default debugger in the example project is set to CMSIS-DAP.



#### **FreeMASTER**

FreeMASTER communication is used via an onboard debugger with a speed of 9600 bd.

See the Hardware User's Guide for more options.

The ADC module on LPCXpresso55S69 does not allow to connect the Bandgap internally to the ADC input. It is necessary to connect these signals (for the Analog I/O test) as follows:

- · VrefH 3.3 V is connected internally.
- · VrefL GND is connected internally.
- Bandgap connect a custom reference (for example 1.65 V) to PIOO\_23 (P19-4). The expected value of the custom bandgap can be set in the *safety\_config.h* file (#define ADC\_EXTERNAL\_PIN\_LEVEL 1.65).

User's Guide 4/28



Figure 1. Hardware connection of LPCXpresso55S69

The test voltage of 1.65 V is provided by a resistor voltage divider from the VCC (3.3 V).

## 2.2 LPCXpresso55S36

#### Debugger:

To use the on-board debugger and power the board via USB J1, make sure that jumper J27 is "Open".

The default debugger in the example project is set to CMSIS-DAP.

#### **FreeMASTER**

FreeMASTER communication is used via an onboard debugger with a speed of 9600 bd.

The ADC module on LPCXpresso55S36 does not allow to connect the Bandgap internally to the ADC input. It is necessary to connect these signals (for the Analog I/O test) as follows:

- VrefH 3.3 V is connected externally to PIO0\_31 (J9-5)
- VrefL GND is connected externally to PIO0\_16 (J9-3)
- Bandgap connect a custom reference (for example 1.65 V) to PIOO\_15 (P9-1). The expected value of the custom bandgap can be set in the *safety\_config.h* file (#define ADC\_EXTERNAL\_PIN\_LEVEL 1.65).




Figure 2. Hardware connection of LPCXpresso55S36

The test voltage of 1.65 V is provided by a resistor voltage divider from the VCC (3.3 V).

## 2.3 LPCXpresso55S28

#### Debugger:

To use the on-board debugger and power the board via USB, make sure that jumper J3 is set to "Loc". Then connect the USB to connector P6.

The default debugger in the example project is set to CMSIS-DAP.

If downloading to the device does not work, press and hold the S1 button during the download.

#### **FreeMASTER**

FreeMASTER communication is used via an onboard debugger with a speed of 9600 bd.

See the LPCXpresso55S69/55S28 Development Boards User Manual (document UM11158) for more details.

The ADC module on LPCXpresso55S28 does not allow to connect the Bandgap internally to the ADC input. Thus, it is necessary to connect these signals (for the Analog I/O test) as follows:

- VrefH 3.3 V is connected internally.
- · VrefL GND is connected internally.
- Bandgap connect a custom reference (for example 1.65 V) to PIOO\_23 (P19-4). The expected value of the custom bandgap can be set in the *safety\_config.h* file (#define ADC EXTERNAL PIN LEVEL 1.65).



Figure 3. Hardware connection of LPCXpresso55S28

The test voltage of 1.65 V is provided by a resistor voltage divider from the VCC (3.3 V).

## Chapter 3 File structure

Safety is only a small part of the whole SDK package for your device. The IEC60730 library and examples are located in the middleware and in the board folders. The IEC60730 library is independent of the SDK and can be used stand-alone.

## 3.1 Library source files location

The library source files are in the middleware/safety\_iec60730b/safety/v4\_2 folder in the SDK package.

The folder has the following structure:




Figure 4. Folder structure

#### Where:

- The *common\_test* folder contains the source files for the peripheral test this is a common cross core. These tests are compiled to library *liblEC60730B\_<core>\_COM\_<compiler>\_<version>.a*.
- The compiler folder contains compiler support files.
- The core\_test folder contains the source files for the core-dependent test. These tests are compiled to library liblEC60730B\_<core>\_<compiler>\_<version>.a.
- iec60730b.h is the main library header file.
- iec60730b\_types.h is the header file with the necessary defines for the library.

The folder also contains binary \*.lib files, which are compiled for the IAR, Keil, and MCUXpresso IDEs (see the release notes for details).

## 3.2 Example of library handling code

The library-handling code and the example aplication are separate from the library file. The example source files and other SDK examples are at this path:

#### boards/<your board>/demo\_apps/safety\_iec60730b/

The safety example code is shown in Figure 5.




Figure 5. Example of project structure in example folder

This folder contains the example source file and three folders for the IDE project file:

- iar
- mcux
- mdk

The following files are generated by the MCUXpresso configuration tool:

- · clock\_config.h
- clock\_config.c
- pin\_mux.c
- pin\_mux.h

Other files are used only for safety examples and their contents are described in the next chapter.

# Chapter 4 Example application

The structure of the example is common in all supported IDEs (IAR, Keil, MCUXpresso).




Figure 6. IAR example application structure

The project contains the CMSIS, SDK, library, and safety example-related folders.

The safety-related folders are the following:

- Board this folder contains the files related to the board used (clock\_config.h, pin\_config.h, board.h, and so on).
- CPU this folder contains the startup code and vectors table.
- IEC60730\_Class\_B files for the IEC60730B Safety library.

User's Guide 10 / 28

<u>11</u>

• Source – source file for the safety example (see the next explanation).

The example of project hiearchy is shown in Figure 7.




Figure 7. Example of project hiearchy

Figure 7 shows that the functions in the *project\_setup.c* file are called from the *main.c* file. The library-handling functions are located in the *safety\_cm33\_lpc.c* file and also called from the *main.c* file.

The main example application header file <code>safety\_config.h</code> contains all definitions for running the safety test in examples. The <code>safety\_test\_items.c</code> file declares the structures for the DIO (or TSI) safety test. The <code>project\_setup\_<your\_board>.c</code> file contains the setup functions (clock, port, UART, and so on). The <code>safety\_cm33\_lpc.c</code> file contains the handling function for <code>safety</code> routines from the IEC60730B library and also the test-initialization function for <code>safety</code>.

## 4.1 How to open the project

#### IAR IDE

Open the project file located at boards/<your\_board>/demo\_apps/safety\_iec60730b/iar/safety\_iec60730b.eww.

#### Arm Keil IDE

Open the project file located at boards/<your\_board>/demo\_apps/safety\_iec60730b/mdk/safety\_iec60730b.uvprojx.

#### MCUXpresso IDE

Firstly, drag and drop the *<name\_of\_the\_package>.zip* package into the MCUXpresso IDE (into the "Installed SDKs" tab). Secondly, import the SDK example (safety\_iec60730b).

LPC55Sxx Safety Example , Rev. 3, 07/2021

NXP Semiconductors

If you are not familiar with the MCUXpresso IDE yet, see *docs/Getting Started with MCUXpresso SDK for <your\_board>.pdf* ("Build an example application" section).

## 4.2 Example settings - safety\_config.h

The main example settings header file is safety\_config.h. The neccessary macros for the safety example are defined in this file.

The "switch macros", which enable the user to turn off the calling of the safety test, are defined in the beginning. When starting, turn off the FLASH test and the WDOG test. On LPC devices, turn off also the Clock test.

```
/* This macro enables infinity while loop in the SafetyErrorHandling() function */
#define SAFETY_ERROR_ACTION 1

/* TEST SWITCHES - for debugging, it is better to turn the FLASH and WDOG tests OFF. */
#define ADC_TEST_ENABLED 1

#define CLOCK_TEST_ENABLED 1

#define DIO_TEST_ENABLED 1

#define FLASH_TEST_ENABLED 1

#define RAM_TEST_ENABLED 1

#define PC_TEST_ENABLED 1

#define WATCHDOG_ENABLED 1

#define FMSTR_SERIAL_ENABLE 1
```

Other defines are used to configure the safety test as a parameter to a function or to fill structures.

## 4.3 safety\_test\_items.c file

The safety\_test\_items.c and .h files are the configuration files for the DIO test.

The file contains the *fs\_dio\_test\_<platform>\_t* list of structures. The pointers to these structures are collected in the *dio\_safety\_test\_items[]* array, which is used in the example application.

```
fs_dio_test_lpc_t dio_safety_test_item_0 = /* P1_8 */

{
.iocon_mode_shift = IOCON_PIO_MODE_SHIFT, /*Device depend*/
.pPort_byte = (uint8_t *)&(GPIO->B[1][8]), /*adress of byte register in GPIO*/
.pPort_dir = (uint32_t *)&(GPIO->DIR[1]), /* asress of dir1 register*/
.pPort_locon = (uint32_t *)&(IOCON->PIO[1][8]), /* Adress of concrete IOCON register*/
.pinNum = 8, /*Position in DIR registor*/.gpio_clkc_shift = SYSCON_AHBCLKCTRL0_GPIO1_SHIFT
};

/* NULL terminated array of pointers to dio_test_t items for safety DIO test */
fs_dio_test_lpc_t *dio_safety_test_items[] = { &dio_safety_test_item_0, &dio_safety_test_item_1, NULL };
```

NXP Semiconductors 12

## 4.4 Source file - safety\_safety\_cm33\_lpc.c/.h

The *safety\_cm33\_lpc.c* source file and the corresponding \*.h file contain a library handling function. Each function contains a detection. If a safety error ocurrs, the *SafetyErrorHandling()* function is called.

# Chapter 5 Running example

For the first run of the example on your hardware, it is recomended to turn off Flash, WDOG, Clock, AIO, and DIO test. In the next step, turn on step by step.

When the WDOG is turned off and a safety error happens, the example stays in an endless loop.

## 5.1 FreeMASTER monitoring

FreeMASTER is used as the external PC tool for real-time monitoring. FreeMASTER is also implemented in the IEC60730B safety examples. For simplicity reasons, the MAP file is the source of the variable address. Before connecting FreeMASTER to your application, make sure that the application is running.

#### **Running FreeMASTER:**

Download and install FreeMASTER from www.nxp.com/freemaster.

The example project is in the safety.pmp file. Open it.

Check the project settings for your application:

• Open "Project->Options ->MAP Files". It must point to your output files.

#### IAR IDE and ARM Keil IDE

Navigate to the boards/<your board>/demo apps/safety iec60730b/<compiler>/<debug or release>/\*.out file.

#### MCUXpresso IDE

Navigate to the <workspace>/<project\_name>/<Debug or Release>/<project\_name>.axffile.




Figure 8. Example of setting MAP files for FRDM-KV11 board

Open "Project ->Options ->Comm" and select a correct RS-232 connection and speed. The connection speed is in the safety\_config.h file's "SERIAL\_BAUD\_RATE" macros. By default, this speed is set to 9600 bd.

User's Guide 14/28




Figure 9. Setting UART speed

Now you can connect to the development board by pressing "CTRL+G" or clicking the "GO" button:




Figure 10. Safety example FMSTR application

Usually, the AIO test is a number of results oscillating between 0x0 and 0x704 (test passed and test in progress).

## 5.2 Post-build CRC calculation

The post-build CRC calculation can be used in several ways, depending on the IDE's built-in options. In IDEs that do not have the built-in options, use the SRecord tool.


SRecord is a standalone utility for memory manipulation. This utility and all information about it are available at Peter Miller's http://srecord.sourceforge.net/ webpage.

In the SDK package, the SRecord tool is in the <sdk\_pack>/tools/srecord folder.

In the IEC60730B Safety example, the SRecord tool is used for the post-build CRC calculations in the MCUXpresso and uVision Keil IDEs.

In the IAR IDE, use the "ielftool" integrated feature.

The SRecord utility is used to calculate the post-build CRC without any changes. In the postbuild, an additional \*.bat file that uses the SRecord tool is called.



## 5.2.1 Postbuild in IEC60730B safety example

The approach with SRecord is used in the safety examples for the MCUXpresso and uVision Keil IDEs, when the post-build command calls the crc-hex.bat file, which supports the CRC16 and CRC32 calculations.

The crc-hex.bat file is in your SDK package, in the <sdk\_package>/middleware/safety\_iec60730b/tools/crc folder.

The complete post-build command, which is used in the safety example to calculate CRC32 in the uVision Keil IDE is as follows:

```
..\..\..\middleware\safety_iec60730b\tools\crc\crc_hex.bat
-..\..\..\boards\<YOUR_BOARD>\demo_apps\safety_iec60730b\mdk\debug\safety_iec60730b.hex
-..\..\..\boards\<YOUR_BOARD>\demo_apps\safety_iec60730b\mdk\debug\safety_iec60730b_crc.hex
-..\..\..\..\tools\srecord\srec_cat.exe -CRC32
```

"<YOUR\_BOARD>" is the name of your SDK development board, e.g. "frdmk22f".

The first line is the path from the project root path (IDE project file) to the *crc\_hex.bat* file. The other lines are the parameters for the *crc\_hex.bat* file.

The *crc-hex.bat* file has three mandatory parameters and one optional parameter:

- The first paramater is the path from the *crc-hex.bat* file to your application's \*.hex file (safety\_iec60730b.hex). It is the input for the calculation.
- The second parameter is the path for the generated output file. This file (with the specified name) is stored as a result of the script (safety\_iec60730b\_crc.hex) with the calculated CRC.
- The third parameter is the path from the *crc-hex.bat* file to the *srec\_cat.exe* file.
- The fourth parameters is optional. When it is filled with"-CRC32", the result will be CRC32. Otherwise, the CRC16 calculation happens.

A dedicated structure in the input \*.hex file is used to define the area where the CRC will be calculated. All necessary information for the CRC will be read by the *crc-hex.bat* file from this structure.

#### Information table in the \*.hex file

It is necessary to add a dedicated marker structure to the memory \*.hex file to use the presented crc-hex.bat file.

The presented *crc-hex.bat* file parses the last 16 bytes from the input \*.hex file to the found information table.

This information table must have a dedicated structure and it must be placed at the end of the input \*.hex file.

The structure of the information table is as follows:

```
/* The safety-related FLASH CRC value. */
fs_crc_t c_sfsCRC =
{
.ui16Start = 0xA55AU,
.ui32FlashStart = (uint32_t)__ROM_start__,
.ui32FlashEnd = (uint32_t)&Load$$ER_IROM3$$Limit,
.ui32CRC = (uint32_t)FS_CFG_FLASH_TST_CRC,
.ui16End = 0x5AA5U
};
```

- 0x5AA5 the start/end marker for the information table
- ui32FlashStart the start address for the CRC calculation
- ui32FlashEnd the end address for the CRC calculation
- · ui32CRC the seed value

This table must be placed at the end of the \*.hex file. This can be assured by a linker script. The linker script depends on the IDE used. The exact description for the supported IDE is in the following chapter.

NXP Semiconductors 17

### 5.2.2 Arm uVison Keil IDE postbuild CRC

The safety example in the uVision Keil used Srecord to generate the postbuild for the invariable memory test.

To use the presented crc-hex.bat file, it is necessary to have correct settings in the IDE.

From the start, all necessary settings are added in the example project by default:

- The Flash test is turned on in the safety\_config.h file.
- The output \*.hex file is turned on and the postbuild CRC is calculated by the crc-hex.bat file with the Srecord.
- The final post-processed image is downloaded to the ROM memory using the "Download" button.

### 5.2.2.1 Postbuild CRC settings

As mentioned in Postbuild in IEC60730B safety example, for the presented *crc-hex.bat* file, it is necessary to do some settings also in the IDE.

- 1. Set the IDE to generate the output \*.hex file. Go to "Options → Output" and check the "Create HEX File" box.
- 2. Enable the afterbuild options in "Options->User → After Build/Rebuild", check "Run #1", and fill it with the following command:
- -......lboards|<YOUR\_BOARD>|demo\_apps|safety\_iec60730b|mdk|debug|dev\_safety\_iec60730b.hex
- -......boards|<YOUR BOARD>|demo apps|safety iec60730b|mdk|debug|dev safety iec60730b crc.hex
- -..|..|..|tools|srecord|srec\_cat.exe

The meaning of this afterbuild command is described in Postbuild in IEC60730B safety example.

The product of the postbuild operation with the *crc-hex.bat* file is the *<your\_project\_name>\_crc.hex* edited file, which must be loaded to the target. The best way to do this is to create a debug initialization file.

### 5.2.2.2 Debug initialization settings

By default, the uVision Keil IDE downloads the output file specified in "Options->output". Due to this, it is necessary to create an alternative debug initialization file. In our case, a \*.hex file with an added CRC is dedicated for the download to the target.

In the uVision Keil IDE, it is necessary to select the following options:

- "Options ->Debug->Initialization file" fill it with the "safety\_debug.ini" pattern.
- "Options->Utilities->Init File" fill it with the "safety\_debug.ini" pattern.

Use a text editor to create the *safety\_debug.ini* file. Create an empty file, save it with the \*.ini extension, and copy the following command into the file: "LOAD .\debug\<YOUR\_PROJECT>\_crc.hex INCREMENTAL".

This command loads the *YOUR\_PROJECT>\_crc.hex* file from the . *Idebug* relative path and this address is relative to the project file (*YOUR\_PROJECT>.uvprojx* in the presented case). It means that the file is in the *debug* folder.

It is necessary to save this file to the project root path (to the folder with < YOUR\_PROJECT>.uvprojx in the presented case).

After these IDE settings, the IDE calls the *crc-hex.bat* file after the build and it uses the alternative hex file < YOUR\_PROJECT>\_crc.hex as the source for programming during the download.

## 5.2.2.3 Linker settings for information table

The *crc-hex.bat* postbuild file expects the information table at the end of the \*.hex file. For this purpose, it is good to define your own section in the linker. In the uVision Keil IDE, it can be the following:

NXP Semiconductors 18

```
LR_IROM3 m_fs_flash_crc_start __size_flash_crc_{
; Safety-flash CRC region

ER_CRC (m_fs_flash_crc_start) FIXED (__size_flash_crc__)

{
*(.flshcrc)
}
```

Where "m\_fs\_flash\_crc\_start" and "\_\_size\_flash\_crc\_" are the user-defined address. This address must be at the end of the flash. After defining this section in the ROM, a correct structure must be defined in the C language:

```
/* The safety-related FLASH CRC value. */

fs_crc_t c_sfsCRC __attribute__((used, section(".flshcrc"))) =

{
.ui16Start = 0xA55AU,
.ui32FlashStart = (uint32_t)__ROM_start__,
.ui32FlashEnd = (uint32_t)&Load$$ER_IROM3$$Limit,
.ui32CRC = (uint32_t)FS_CFG_FLASH_TST_CRC,
.ui16End = 0x5AA5U
};
```

## 5.2.3 MCUxpresso postbuild CRC

NOTE

The invariable memoty test example uses the *crc-hex.bat* file for the post-build calculation, so this example does not work on Unix/Mac operating systems.

To use the crc-hec.bat file in the MCUXpresso IDE, do some settings in the IDE.

- 1. Set the "Options → C/C++ Build → Settings → Build steps → Post-build steps" options correctly.
- 2. Set the debug sesion (or the GUI Flash tool) configuration correctly.
- 3. Put the "Information table" at the end of the invariable memory.

## 5.2.3.1 Post-build configuration

It is necessary to set the post-build string, so go to the "Options  $\rightarrow$  C/C++ Build  $\rightarrow$  Settings  $\rightarrow$  Build steps  $\rightarrow$  Post-build steps" menu. Copy and paste the following post-build string into it:

arm-none-eabi-objcopy -v -O ihex "\${BuildArtifactFileName}" "\${BuildArtifactFileBaseName}.hex" \${ProjDirPath}/crc\_hex.bat -\${ConfigName}/\${BuildArtifactFileBaseName}.hex -\${ConfigName}/\$ {BuildArtifactFileBaseName}\_crc.hex -tools\\srecord\\srec\_cat.exe

This string ensures that the MCUxpresso IDE generates a \*.hex file with the same name as your project. After this, call the crc\_hex.bat file with the correct parameters as follows:

- -\${ConfigName}/\${BuildArtifactFileBaseName}.hex the path to your application \*.hex file.
- -\${ConfigName}/\${BuildArtifactFileBaseName}\_crc.hex the path to the generated \*.hex file with the CRC added.
- -tools||srecord||srec\_cat.exe the path to the screcat.exe utility.

Because the name of your poject is set as the "\${BuildArtifactFileBaseName}" variable, this postbuild is independent on your project name.




Figure 10. Configuration of post-build steps

### 5.2.3.2 Place information table

The crc-hex.bat file expects the information table in the last 16 bytes of the input \*.hex file. This table can be defined as the following structure:

```
/* The safety-related FLASH CRC value. */
fs_crc_t c_sfsCRC __attribute_ ((used, section(".flshcrc"))) =
{
```

```
.ui32FlashStart = (uint32_t)&__ROM_start__,
.ui32FlashEnd = (uint32_t)&m_safety_flash_end,
.ui32CRC = (uint32_t)FS_CFG_FLASH_TST_CRC,
.ui16End = 0x5AA5U
};
```

Where "\_\_attribute\_\_((used, section(".flshcrc")))" is a directive for the linker script to place this strucuture to memory section "flshcrc".

#### MCUXpresso Linker settings

The structure definition in the above example expects memory section "flscrc" to be defined in the linker. This can be set as follows:

```
/* The safety FLASH CRC. */
.SEC_CRC m_fs_flash_crc_start : ALIGN(4)
{
FILL(0xff)
KEEP(*(.flshcrc*))
} >MEM_FLASH
```

Where "m fs\_flash\_crc\_start" is the user-defined address, but this section must be placed at the end of the output \*.hex file.

### 5.2.3.3 Flash loader configuration

It is necessary to set a correct output file for the download to the target. There are the following two ways to do this in the MCUXpresso IDE:

- 1. Using the "Debug configuration".
- 2. Using the "GUI Flash Tool".

#### **Debug configuration**

- · Create the debug configuration for your debugger.
- Open the "Debug Configurations" menu ("Run → Debug configuration") and select the "Startup" tab. In this tab, select "Load Image -> Use File -> < YOUR\_PROJECT\_NAME\_crc.hex".
- This edited \*.hex file is in the <workspace>/<your\_project>/Debug/<your\_project>\_crc.hex folder.

This can be set in the OpenSDA, CMSIS-DAP, or J-Link debuggers.




Figure 10. Using output \*.hex file with calculated CRC in MCUXpresso IDE

#### **Using GUI Flash Tool**

Only the SEGGER J-Link probes in the GUI Flash Tool support \*.hex files.

In the GUI Flash Tool settings, select "Workspace → <Configuration> → <PROJECT\_NAME>\_crc.hex" file for download.




Figure 10. GUI Flash Tool - SEGGER J-Link

## Chapter 6 IEC60730B tests

The library contains the following tests:

- · Analog I/O test
- · Clock test
- · CPU register test
- · Digital I/O test
- · Invariable memory (flash) test
- · Variable memory (RAM) test
- · Program counter test
- · Stack test
- · Watchdog test
- · Touch-sensing peripheral TSIv5 test

The following chapters describe each test with focus on the example application (debugging).

#### 6.1 AIO test

The analog IO test procedure performs the plausibility check of the digital IO interface of the processor. The analog IO test can be performed once after the MCU reset and also during runtime.

There are three values tested in the application:

- VrefH
- VrefL
- Bandgap

Ensure that the ADC peripheral is set up correctly before calling the AlO test. In some cases, it is necessary to connect this signal externally (by a wire) to the corresponding pin. The test is performed in a sequence, as defined in the *safety\_config.h* file:

```
/* ADC test */
...
{|
{(uint32_t)ADC_MIN_LIMIT(0), (uint32_t)ADC_MAX_LIMIT(60)}, |
{(uint32_t)ADC_MIN_LIMIT(ADC_MAX), (uint32_t)ADC_MAX_LIMIT(ADC_MAX)}, |
{(uint32_t)ADC_MIN_LIMIT(ADC_BANDGAP_LEVEL_RAW),
(uint32_t)ADC_MAX_LIMIT(ADC_BANDGAP_LEVEL_RAW)}| }

#define FS_CFG_AIO_CHANNELS_INIT {6, 5, 4} /* ADC Channels for V_refl, V_refh, bandgap */
```

An example of the setting is shown above. The "FS\_CFG\_AIO\_CHANNELS\_INIT" macro defines that the ADC channel 6 is tested first, with the limits corresponding to VrefL (GND). Channel 5 is tested next, with the limits of VrefH (VCC). Channel 4 is tested next, with the limits for the bandgap.

User's Guide 24/28

### 6.2 Clock test

The clock test procedure tests the oscilator frequency for the CPU core in the wrong frequency condition.

NOTE

The default clock setting from the SDK library is used in the example. For a real application, ensure that the reference clock source is not dependent on the primary (tested) clock.

## 6.3 CPU register

The CPU register test procedure tests all CPU registers for the stuck-at condition (except for the program counter register). The program counter test is implemented as a stand-alone safety routine.

Some tests stay in an endless loop in case of an error, others return a corresponding error message.

#### 6.4 DIO test

The Digital Input/Output (DIO) test procedure performs the plausibility check of the processor's digital IO interface.

NOTE

Make sure that the time between the "set" and "get" functions is sufficient for the GPIO peripheral speed.

## 6.5 Invariable memory test

The invariable (Flash) memory test provides a CRC check of a dedicated part of memory. This test can be turned off in the *safety\_config.h* file.

The test consists of the following two parts:

- · Post-build CRC calculation of the dedicated memory.
- · Runtime CRC calculation and comparison with the post-build result.

The post-build calculation is different for each IDE:

In the IAR IDE, the CRC is calculated by the IDE directly using the linker (see Options->Build Action). The Flash test is fully integrated to the example project in the IAR IDE. It is necessary only to turn this test on in the *safety\_config.h* file.

In the uVision Keil IDE, the CRC is calculated by the Srecord third-party tool, which is called from the IDE (see Options → User → After Build) The Flash test is fully integrated to the example project in the uVison Keil IDE. It is only necessary to turn this test on in the *safety\_config.h* file. In case of any issues, see Arm uVison Keil IDE postbuild CRC

In the MCUXpresso IDE, the CRC is calculated by the Srecord third-party tool. The user must do some additional steps. For more information, see MCUxpresso postbuild CRC.

NOTE

The invariable memory test example uses the *crc.bat* file for post-build calculation, so this example does not work on a Unix/Mac operating system.

NOTE

When you debug your application with the Flash test turned on, be careful when using the breakpoint. The software breakpoint usually changes the CRC result and causes a safety error.

## 6.6 Variable memory test

The variable memory on the supported MCU is an on-chip RAM.

The RAM memory test is provided by the MarchC or MarchX tests.

26

The test copies a block of memory to the backup area defined by the linker. Be sure that the BLOCK\_SIZE parameter is smaller than the backup area defined by the linker.

NOTE
This test cannot be interupted.

## 6.7 Program counter test

The CPU program counter register test procedure tests the CPU program counter register for the stuck-at condition. The program counter register test can be performed once after the MCU reset and also during runtime.

NOTE
The program counter test cannot be interrupted.

### 6.8 Stack test

This test routine is used to test the overflow and underflow conditions of the application stack. The testing of the stuck-at faults in the memory area occupied by the stack is covered by the variable memory test. The overflow or underflow of the stack can occur if the stack is incorrectly controlled or by defining the "too-low" stack area for the given application.

NOTE

Choose a correct pattern to fill the tested area. This pattern must be unique to the application.

## 6.9 Watchdog test

The watchdog test provides the testing of the watchdog timer functionality. The test is run only once after the reset. The test causes the WDOG reset and compares the preset time for the WDOG reset to the real time.

For this test to run correctly, it is necessary to keep the WDOG\_backup variable in a part of memory which is not corrupeted by the WDOG reset.

NOTE
Some debuggers do not allow the WDOG reset. Due to this, it is necessary to turn off the WDOG when debugging the application.

LPC55Sxx Safety Example , Rev. 3, 07/2021

# Chapter 7 Revision history

Table 1. Revision history

Revision number	SDK	Description
0	2.9.0	Intial release.
1	2.10.0	Change devices supported in SDK rel. 2.10.
2	2.10.0	Post-build description added.
3	-	Version cover SDK 2.9 and SDK 2.10 release - document for web

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC. MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platformin a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 07/2021
Document identifier: IEC60730BLPC55SXXEUG

