NXP Semiconductors


Select site:

English

PCK2057

Selection guide

Datasheet

PCK2057
(Product Specification)
12-Jun-01, 12 pages, 95 kB

Download all documentation

General description

The PCK2057 is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, CLK) to ten differential pairs of clock outputs and one differential pair of feedback clock outputs. The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN, FBIN), the 2-line serial interface (SDA, SCL), and the analog power input (AV DD ). The two-line serial interface (I² C) can put the individual output clock pairs in a high-impedance state. When AV DD is tied to GND, the PLL is turned off and bypassed for test purposes. The device provides a standard mode (100 kbits) I² C interface for device control. The implementation is as a slave/receiver. The serial inputs (SDA, SCL) provide integrated pull-up resistors (typically 100 kW). Two 8-bit, 2-line serial registers provide individual enable control for each output pair. All outputs default to enabled at power-up. Each output pair can be placed in a high-impedance mode, when a low-level control bit is written to the control register. The registers must be accessed in sequential order (i.e., random access of the registers is not supported). The I²C interface circuit can be supplied with either 2.5 V or 3.3 V (V DD I² C). Since the PCK2057 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power-up.

Features

  • Optimized for clock distribution in DDR (Double Data Rate) SDRAM applications supporting DDR 200/266/300/333
  • Full DDR solution provided when used with PCK2002P or PCK2002PL, and PCK2022RA
  • 1-to-10 differential clock distribution
  • Very low jitter (< 100 ps)
  • Operation from 2.2 V to 2.7 V AV DD and 2.3 V to 2.7 V V DD
  • SSTL_2 interface clock inputs and outputs
  • HCSL to SSTL_2 input conversion
  • Test mode enables buffers while disabling PLL
  • Tolerant of Spread Spectrum input clock
  • 3.3 V I²C support with 3.3 V V DD I²C
  • 2.5 V I²C support with 2.5 V V DD I²C
  • Form, fit, and function compatible with CDCV850


Products/packages

Type numberNorth American Type numberOrdering code (12NC)Product statusPackagePackingMarkingChemical contentLeadfree conversion date
PCK2057DGGPCK2057DGG9352 695 56512Samples availableSOT362-1
(TSSOP48)
Tube Dry PackStandard MarkingPCK2057DGG
week 12, 2005
PCK2057DGGPCK2057DGG-T9352 695 56518Samples availableSOT362-1
(TSSOP48)
Reel Dry Pack, SMD, 13"Standard MarkingPCK2057DGG
week 12, 2005

Pricing/ordering/availability

Type numberOrdering code(12NC)Indicative price/unit($)RegionDistributorIn stockOrder quantityInventory dateBuy onlineSamples
PCK2057DGG9352 695 56512  2.6600      not available
PCK2057DGG9352 695 56518  2.6600      not available

Block diagrams/pinning

Parametrics/similar products

Type numberPackageSupply
voltage(V)
ApplicationOther
features
Operating
temp.(Cel)
InputsOutputsOutput frequency range(MHz)Jitter (pk-pk)(ps)Output skew(ps)ProgrammabilityPhase offset(ps)
PCK2057DGGSOT362-1
(TSSOP48)
2.5DDR zero-delay clock distributionindividual output disable, bypass0~+701 x SSTL-211 x SSTL-270~1907575I2C270


Similar products
PCK2057 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Disclaimer

The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.


The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.


As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.


http://www.philips.semiconductors.com use http://www.nxp.com
http://www.semiconductors.philips.com use http://www.nxp.com (Internet)
sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-


If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.