NXP Semiconductors


Select site:

English

SSTUA32S865

Selection guide

Datasheet

SSTUA32S865
(Product Specification)
16-Mar-07, 29 pages, 152 kB

Download all documentation

General description

The SSTUA32S865 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank by four (2R x 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It is similar in function to the JEDEC-standard 14-bit DDR2 register, but integrates the functionality of the normally required two registers in a single package, thereby freeing up board real-estate and facilitating routing to accommodate high-density Dual In-line Memory Module (DIMM) designs.

The SSTUA32S865 also integrates a parity function, which accepts a parity bit from the memory controller, compares it with the data received on the D-inputs and indicates whether a parity error has occurred on its open-drain PTYERR pin (active LOW).

The SSTUA32S865 is packaged in a 160-ball, 12 x 18 grid, 0.65 mm ball pitch, thin profile fine-pitch ball grid array (TFBGA) package, which (while requiring a minimum 9 mm x 13 mm of board space) allows for adequate signal routing and escape using conventional card technology.

Features

  • 28-bit data register supporting DDR2
  • Fully compliant to JEDEC standard for SSTUA32S865
  • Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two JEDEC-standard DDR2 registers (that is, 2 x SSTUA32864 or 2 x SSTUA32866)
  • Parity checking function across 22 input data bits
  • Parity out signal
  • Controlled output impedance drivers enable optimal signal integrity and speed
  • Exceeds JESD82-9 speed performance (1.8 ns max. single-bit switching propagation delay, 2.0 ns max. mass-switching)
  • Supports up to 450 MHz clock frequency of operation
  • Optimized pinout for high-density DDR2 module design
  • Chip-selects minimize power consumption by gating data outputs from changing state
  • Supports Stub Series Terminated Logic SSTL_18 data inputs
  • Differential clock (CK and CK) inputs
  • Supports Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS) switching levels on the control and RESET inputs
  • Single 1.8 V supply operation (1.7 V to 2.0 V)
  • Available in 160-ball 9 mm x 13 mm, 0.65 mm ball pitch TFBGA package

Products/packages

Type numberNorth American Type numberOrdering code (12NC)Product statusPackagePackingMarkingChemical contentLeadfree conversion date
SSTUA32S865ET/GSSTUA32S865ET/G-T9352 794 45518Volume productionSOT802-2
(TFBGA160)
Reel Dry Pack, SMD, 13"Standard MarkingSSTUA32S865ET/G
Always Pb-free

Pricing/ordering/availability

Type numberOrdering code(12NC)Indicative price/unit($)RegionDistributorIn stockOrder quantityInventory dateBuy onlineSamples
SSTUA32S865ET/G9352 794 45518  NADIGI-KEY CORPORATION6,000 1/8/2009Buy onlinenot available
   NADIGI-KEY CORPORATION6,000 1/8/2009Buy online 

Applications

  • 400 MT/s to 667 MT/s high-density (for example, 2 rank by 4) DDR2 registered DIMMs
  • DDR2 Registered DIMMs (RDIMM) desiring parity checking functionality
  • Block diagrams/pinning

    Parametrics/similar products

    Type numberPackageSupply
    voltage(V)
    ApplicationFEATURESOther
    features
    Operating
    temp.(Cel)
    Propagation Delay(ns)Operating Frequency(MHz)InputsOutputs
    SSTUA32S865ET/GSOT802-2
    (TFBGA160)
    1.7~2.0DDR2 400-667 Registered DIMMsParity checkingdrive strength programmable; 4 chip select inputs0~+701.2~1.80~45028 x SSTL_1856 x SSTL_18


    Similar products
    SSTUA32S865 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

    Disclaimer

    The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.


    The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.


    As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.


    http://www.philips.semiconductors.com use http://www.nxp.com
    http://www.semiconductors.philips.com use http://www.nxp.com (Internet)
    sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

    The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
    - © Koninklijke Philips Electronics N.V. (year). All rights reserved -
    is replaced with:
    - © NXP B.V. (year). All rights reserved.-


    If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.