NXP Semiconductors


Select site:

English

SSTUB32866

Selection guide

Datasheet

SSTUB32866
(Product Specification)
23-Apr-07, 28 pages, 151 kB

Download all documentation

1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications

General description
Features
Products/packages
Chemical content
Pricing/ordering/availability
Samples
Applications
Block diagrams/pinning
Design support
Parametrics/similar products
Print/email

General description

The SSTUB32866 is a 1.8 V configurable register specifically designed for use on DDR2 memory modules requiring a parity checking function. It is defined in accordance with the JEDEC standard for the SSTUB32866 registered buffer. The register is configurable (using configuration pins C0 and C1) to two topologies: 25-bit 1 : 1 or 14-bit 1 : 2, and in the latter configuration can be designated as Register A or Register B on the DIMM.

The SSTUB32866 accepts a parity bit from the memory controller on its parity bit (PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs and indicates whether a parity error has occurred on its open-drain QERR pin (active LOW). The convention is even parity, that is, valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit.

The SSTUB32866 is packaged in a 96-ball, 6 x 16 grid, 0.8 mm ball pitch LFBGA package (13.5 mm x 5.5 mm).

Features

  • Configurable register supporting DDR2 up to 800 MT/s Registered DIMM applications
  • Configurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 mode
  • Controlled output impedance drivers enable optimal signal integrity and speed
  • Meets or exceeds SSTUB32866 JEDEC standard speed performance
  • Supports up to 450 MHz clock frequency of operation
  • Optimized pinout for high-density DDR2 module design
  • Chip-selects minimize power consumption by gating data outputs from changing state
  • Supports SSTL_18 data inputs
  • Checks parity on the DIMM-independent data inputs
  • Partial parity output and input allows cascading of two SSTUB32866s for correct parity error processing
  • Differential clock (CK and CK) inputs
  • Supports LVCMOS switching levels on the control and RESET inputs
  • Single 1.8 V supply operation (1.7 V to 2.0 V)
  • Available in 96-ball, 13.5 mm x 5.5 mm, 0.8 mm ball pitch LFBGA package

Products/packages

Type numberNorth American Type numberOrdering code (12NC)Product statusPackagePackingMarkingChemical contentLeadfree conversion date
SSTUB32866EC/GSSTUB32866EC/G-T9352 812 79518Volume productionSOT536-1
(LFBGA96)
Tape reel smdStandard MarkingSSTUB32866EC/G
Always Pb-free
SSTUB32866EC/S9352 831 44518Volume productionSOT536-1
(LFBGA96)
Tape reel smdStandard MarkingSSTUB32866EC/S
Always Pb-free

Pricing/ordering/availability

Type numberOrdering code(12NC)Indicative price/unit($)RegionDistributorIn stockOrder quantityInventory dateBuy onlineSamples
SSTUB32866EC/G9352 812 79518        Order samples
SSTUB32866EC/S9352 831 44518        not available

Applications

  • 400 MT/s to 800 MT/s DDR2 registered DIMMs desiring parity checking functionality

Parametrics/similar products

Type numberPackageSupply
voltage(V)
ApplicationFEATURESOperating
temp.(Cel)
Propagation Delay(ns)Operating Frequency(MHz)InputsOutputs
SSTUB32866EC/GSOT536-1
(LFBGA96)
1.7~2.0DDR2 400-800 Registered DIMMsParity checking0~+701.1~1.50~50014 (1:2) or 25 (1:1) x SSTL_1825 (1:1) or 28 (1:2) x SSTL_18
SSTUB32866EC/SSOT536-1
(LFBGA96)
1.7~2.0DDR2 400-800 Registered DIMMsParity checking0~+851.1~1.50~50014 (1:2) or 25 (1:1) x SSTL_1825 (1:1) or 28 (1:2) x SSTL_18


Similar products
SSTUB32866 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Disclaimer

The information published on product information pages of the www.nxp.com or www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For detailed information please check the most recent version of the relevant product data sheet as published on these websites. In the event of any conflict between product information pages and data sheets or deviations from information provided in the product data sheets on these product information pages, the information provided in the product data sheets shall prevail.


The product status of the product(s) described in the product data sheet may have changed since publication of the data sheet and therefore information in datasheets on product status may be outdated. The latest information on product status is published on the product information pages of the above-mentioned websites.


As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details. In data sheets where the previous Philips references remain, please use the new links as shown below.


http://www.philips.semiconductors.com use http://www.nxp.com
http://www.semiconductors.philips.com use http://www.nxp.com (Internet)
sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (e-mail)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)
- © Koninklijke Philips Electronics N.V. (year). All rights reserved -
is replaced with:
- © NXP B.V. (year). All rights reserved.-


If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding.